

www.ti.com

DUAL HOT SWAP POWER CONTROLLERS WITH INDEPENDENT CIRCUIT BREAKER

FEATURES

- Dual-Channel High-Side MOSFET Drivers
- IN1: 3 V to 13 V; IN2: 3 V to 5.5 V
- Output dV/dt Control Limits Inrush Current
- Independent Circuit-Breaker With Programmable Overcurrent Threshold and Transient Timer
- CMOS- and TTL-Compatible Enable Input
- Low, 5-μA Standby Supply Current (Max)
- Available in 16-Pin SOIC and TSSOP Package
- -40°C to 85°C Ambient Temperature Range
- Electrostatic Discharge Protection

APPLICATIONS

- Hot-Swap/Plug/Dock Power Management
- Hot-Plug PCI, Device Bay
- Electronic Circuit Breaker

DESCRIPTION


The TPS2320 and TPS2321 are dual-channel hot-swap controllers that use external N-channel MOSFETs as high-side switches in power applications. Features of these devices, such as overcurrent protection (OCP), inrush-current control, and the ability to discriminate between load transients and faults, are critical requirements for hot-swap applications.

(TOP VIEW) GATE1 □□ DISCH1 GATE2 □ 15 DISCH2 DGND I 14 III ENABLE TIMER \Box 13 FAULT VREG 🗔 12 ☐ ISET1 ISET2 AGND \Box 11 ISENSE2 I 10 ☐ IN2 ISENSE1 □ 9 IN1

D OR PW PACKAGE

NOTE: Terminal 14 is active-high on TPS2321.

typical application



The TPS2320/21 devices incorporate undervoltage lockout (UVLO) to ensure the device is off at startup. Each internal charge pump, capable of driving multiple MOSFETs, provides enough gate-drive voltage to fully enhance the N-channel MOSFETs. The charge pumps control both the rise times and fall times (dv/dt) of the MOSFETs, reducing power transients during power up/down. The circuit-breaker functionality combines the ability to sense overcurrent conditions with a timer function; this allows designs such as DSPs, that may have high peak currents during power-state transitions, to disregard transients for a programmable period.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



AVAILABLE OPTIONS

T	HOT-SWAP CONTROLLER DESCRIPTION	PIN	PAC	KAGES
¹A	T _A HOT-SWAP CONTROLLER DESCRIPTION COUN		ENABLE	ENABLE
	Dual-channel with independent OCP and adjustable PG	20	TPS2300IPW	TPS2301IPW
	Dual-channel with interdependent OCP and adjustable PG	20	TPS2310IPW	TPS2311IPW
	Dual-channel with independent OCP	16	TPS2320ID TPS2320IPW	TPS2321ID TPS2321IPW
	Single-channel with OCP and adjustable PG	14	TPS2330ID TPS2330IPW	TPS2331ID TPS2331IPW

FUNCTIONAL BLOCK DIAGRAM




Table 1. Terminal Functions

TERMINAL		I/O	DESCRIPTION
NAME	NO.	1/0	DESCRIPTION
AGND	6	I	Analog ground, connects to DGND as close as possible
DGND	3	I	Digital ground
DISCH1	16	0	Discharge transistor 1
DISCH2	15	0	Discharge transistor 2
ENABLE/ENABLE	14	I	Active low (TPS2320) or active high enable (TPS2321)
FAULT	13	0	Overcurrent fault, open-drain output
GATE1	1	0	Connects to gate of channel 1 high-side MOSFET
GATE2	2	0	Connects to gate of channel 2 high-side MOSFET
IN1	9	I	Input voltage for channel 1
IN2	10	I	Input voltage for channel 2
ISENSE1	8	I	Current-sense input channel 1
ISENSE2	7	I	Current-sense input channel 2
ISET1	12	I	Adjusts circuit-breaker threshold with resistor connected to IN1



Table 1. Terminal Functions (continued)

TERMINAL		I/O	DESCRIPTION	
NAME	NO.	1/0	DESCRIPTION	
ISET2	11	I	Adjusts circuit-breaker threshold with resistor connected to IN2	
TIMER	4	0	Adjusts circuit-breaker deglitch time	
VREG	5	0	Connects to bypass capacitor, for stable operation	



DETAILED DESCRIPTION

DISCH1, **DISCH2** – DISCH1 and DISCH2 should be connected to the sources of the external N-channel MOSFET transistors connected to GATE1 and GATE2, respectively. These pins discharge the loads when the MOSFET transistors are disabled. They also serve as reference-voltage connections for internal gate voltage-clamp circuitry.

ENABLE or **ENABLE** – ENABLE for TPS2320 is active low. ENABLE for TPS2321 is active high. When the controller is enabled, both GATE1 and GATE2 voltages will power up to turn on the external MOSFETs. When the ENABLE pin is pulled high for TPS2320 or the ENABLE pin is pulled low for TPS2321 for more than 50 μs, the gate of the MOSFET is discharged at a controlled rate by a current source, and a transistor is enabled to discharge the output bulk capacitance. In addition, the device turns on the internal regulator PREREG (see VREG) when enabled and shuts down PREREG when disabled so that total supply current is much less than 5μA.

FAULT – FAULT is an open-drain overcurrent flag output. When an overcurrent condition in either channel is sustained long enough to charge TIMER to 0.5 V, the overcurrent channel latches off and pulls FAULT low. The other channel will run normally if not in overcurrent. In order to turn the channel back on, either the enable pin has to be toggled or the input power has to be cycled.

GATE1, **GATE2** – GATE1 and GATE2 connect to the gates of external N-channel MOSFET transistors. When the device is enabled, internal charge-pump circuitry pulls these pins up by sourcing approximately 15μA to each. The turnon slew rates depend upon the capacitance present at the GATE1 and GATE2 terminals. If desired, the turnon slew rates can be further reduced by connecting capacitors between these pins and ground. These capacitors also reduce inrush current and protect the device from false overcurrent triggering during power up. The charge-pump circuitry will generate gate-to-source voltages of 9 V-12 V across the external MOSFET transistors.

IN1, IN2 – IN1 and IN2 should be connected to the power sources driving the external N-channel MOSFET transistors connected to GATE1 and GATE2, respectively. The TPS2320/TPS2321 draws its operating current from IN1, and both channels will remain disabled until the IN1 power supply has been established. The IN1 channel has been constructed to support 3-V, 5-V, or 12-V operation, while the IN2 channel has been constructed to support 3-V operation

ISENSE1, **ISENSE2**, **ISET1**, **ISET2** – ISENSE1 and ISENSE2, in combination with ISET1 and ISET2, implement overcurrent sensing for GATE1 and GATE2. ISET1 and ISET2 set the magnitude of the current that generates an overcurrent fault, through external resistors connected to ISET1 and ISET2. An internal current source draws 50 μA from ISET1 and ISET2. With a sense resistor from IN1 to ISENSE1 or from IN2 to ISENSE2, which is also connected to the drains of external MOSFETs, the voltage on the sense resistor reflects the load current. An overcurrent condition is assumed to exist if ISENSE1 is pulled below ISET1 or if ISENSE2 is pulled below ISET2.

TIMER – A capacitor on TIMER sets the time during which the power switch can be in overcurrent before turning off. When the overcurrent protection circuits sense an excessive current, a current source is enabled which charges the capacitor on TIMER. Once the voltage on TIMER reaches approximately 0.5 V, the circuit-breaker latch is set and the power switch is latched off. Power must be recycled or the ENABLE pin must be toggled to restart the controller. In high-power or high-temperature applications, a minimum 50-pF capacitor is strongly recommended from TIMER to ground, to prevent any false triggering.

VREG – VREG is the output of an internal low-dropout voltage regulator, where IN1 is the input. The regulator is used to generate a regulated voltage source, less than 5.5 V, for the device. A 0.1-μF ceramic capacitor should be connected between VREG and ground to aid in noise rejection. In this configuration, upon disabling the device, the internal low-dropout regulator will also be disabled, which removes power from the internal circuitry and allows the device to be placed in low-quiescent-current mode. In applications where IN1 is less than 5.5 V, VREG and IN1 may be connected together. However, under these conditions, disabling the device will not place the device in low-quiescent-current mode, because the internal low-dropout voltage regulator is being bypassed, thereby keeping internal circuitry operational. If VREG and IN1 are connected together, a 0.1-μF ceramic capacitor between VREG and ground is not needed if IN1 already has a bypass capacitor of 1μ F to 10μ F.



ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted) $^{(1)(2)}$

		VALUE	UNIT
Input voltage range	V _{I(IN1)} , V _{I(ISENSE1)} , V _{I(ISET1)} , V _{I(ENABLE)}	-0.3 to 15	V
Input voltage range	$V_{I(IN2)}, V_{I(ISENSE2)}, V_{I(ISET2)}, V_{I(VREG)}$	-0.3 to 7	V
	V _{O(GATE1)}	-0.3 to 30	V
Output voltage range	V _{O(GATE2)}	-0.3 to 22	V
	$V_{O(DISCH1)}, V_{O(\overline{FAULT})}, V_{O(DISCH2)}, V_{O(TIMER)}$	-0.3 to 15	V
Sink ourrant range	I _(GATE1) , I _(GATE2) , I _(DISCH1) , I _(DISCH2)	0 to 100	mA
Sink current range	I _(TIMER) , I _(FAULT)	0 to 10	mA
Operating virtual juncti	on temperature range, T _J	-40 to 100	°C
Storage temperature range, T _{stg}		-55 to 150	°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds		260	°C

⁽¹⁾ Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

DISSIPATION RATING TABLE

PACKAGE	T _A ≤ 25°C POWER RATING	DERATING FACTOR ABOVE T _A = 25°C	T _A = 70°C POWER RATING	T _A = 85°C POWER RATING
PW-16	823 mW	10.98 mW/°C	329 mW	165 mW
D-16	674 mW	8.98 mW/°C	270 mW	135 mW

RECOMMENDED OPERATING CONDITIONS

			MIN	NOM MAX	UNIT
\/ Innut voltage		V _{I(IN1)} , V _{I(ISENSE1)} , V _{I(ISET1)}	3	13	V
٧ı	V _I Input voltage	$V_{I(IN2)}, V_{I(ISENSE2)}, V_{I(ISET2)}, V_{I(VREG)}$	3	5.5	V
T_J	Operating virtual	junction temperature	40	100	°C

⁽²⁾ All voltages are respect to DGND.



ELECTRICAL CHARACTERISTICS

over recommended operating temperature range ($-40^{\circ}\text{C} < \text{T}_{\text{A}} < 85^{\circ}\text{C}$), $3\text{V} \leq \text{V}_{\text{I(IN1)}} \leq 13\text{V}$, $3\text{V} \leq \text{V}_{\text{I(IN2)}} \leq 5.5\text{V}$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT	
GENERAL								
I _{I(IN1)}	Input current, IN1	V _{I(ENABLE)} = 5 V (TPS23	321),			0.5	1	mA
I _{I(IN2)}	Input current, IN2	V _{I(ENABLE)} = 0 V (TPS23	320)			75	200	μΑ
I _{I(stby)}	Standby current (sum of currents into IN1, IN2, ISENSE1, ISENSE2, ISET1, and ISET2)	V _{I(ENABLE)} = 0 V (TPS23 V _{I(ENABLE)} = 5 V (TPS23	321), 320)				5	μΑ
GATE1							·	
V _{G(GATE1_3V)}				V _{I(IN1)} = 3 V	9	11.5		
V _{G(GATE1_4.5V)}	Gate voltage	I _{I(GATE1)} = 500 nA, DISC	CH1 open	$V_{I(IN1)} = 4.5 \text{ V}$	10.5	14.5		V
V _{G(GATE1_10.8V)}				$V_{I(IN1)} = 10.8 \text{ V}$	16.8	21		
V _{C(GATE1)}	Clamping voltage, GATE1 to DISCH1				9	10	12	V
I _{S(GATE1)}	Source current, GATE1	$V_{I(GATE1)} = V_{I(IN1)} \le 13.2 \text{ V}, 3 \text{ V}$	$V \le V_{O(VREG)} \le 5.5$	V,	10	14	20	μΑ
	Sink current, GATE1	$3 \text{ V} \le V_{I(IN1)} \le 13.2 \text{ V}, 3 \text{ V} \le V_{O(VREG)} \le 5.5 \text{ V}, \ V_{I(GATE1)} = V_{I(IN1)}$		50	75	100	μΑ	
		C_g to GND = 1 nF ⁽¹⁾ $V_{I(IN1)} = 3 V$ $V_{I(IN1)} = 4.5 V$		V _{I(IN1)} = 3 V		0.5		
t _{r(GATE1)}	Rise time, GATE1			$V_{I(IN1)} = 4.5 \text{ V}$		0.6	n	ms
				$V_{I(IN1)} = 10.8 \text{ V}$		1		
				$V_{I(IN1)} = 3 V$		0.1		
t _{f(GATE1)}	Fall time, GATE1	C_g to GND = 1 nF ⁽¹⁾ $V_{I(IN1)}$		$V_{I(IN1)} = 4.5 \text{ V}$		0.12		ms
				$V_{I(IN1)} = 10.8 \text{ V}$		0.2		
GATE2								
$V_{G(GATE2_3V)}$	Gate voltage	_ 500 pA DISC	`∐? opon	$V_{I(IN2)} = 3 V$	9	11.7		V
$V_{G(GATE2_4.5V)}$	Gate voltage	$I_{I(GATE2)} = 500 \text{ nA}, DISC$	onz open	$V_{I(IN2)} = 4.5 \text{ V}$	10.5	14.7		V
V _{C(GATE2)}	Clamping voltage, GATE2 to DISCH2				9	10	12	V
I _{S(GATE2)}	Source current, GATE2	$3 \text{ V} \le V_{I(IN2)} \le 5.5 \text{ V}, 3 \text{ V} \le V_{O(VREG)} \le 5.5 \text{ V}, V_{I(GATE2)} = V_{I(IN2)} + 6 \text{ V}$		10	14	20	μΑ	
	Sink current, GATE2	$3 \text{ V} \le V_{I(IN2)} \le 5.5 \text{ V}, 3 \text{ V}$ $V_{I(GATE2)} = V_{I(IN2)}$	≤ V _{O(VREG)} ≤ 5.5 V	,	50	75	100	μΑ
+	Pico timo CATE2	C to GND = 1 pE(1)	V _{I(IN2)} = 3 V			0.5		me
t _{r(GATE2)}	GATE2) Rise time, GATE2 C_g to GND = 1 nF ⁽¹⁾ $V_{I(IN2)} = 4.5 \text{ V}$	_ 2 \/		0.6		ms		
4	Fall time CATE2	C to CND = 1 pE(1)	V _{I(IN2)} = 3 V	$V_{O(VREG)} = 3 V$		0.1		mo
t _{f(GATE2)}	Fall time, GATE2	C_g to GND = 1 nF ⁽¹⁾	$V_{I(IN2)} = 4.5 \text{ V}$			0.12		ms

⁽¹⁾ Specified, but not production tested.



ELECTRICAL CHARACTERISTICS (Continued)

 $over \ recommended \ operating \ temperature \ range \ (-40^{\circ}C < T_{A} < 85^{\circ}C), \ 3V \leq V_{I(IN1)} \leq 13V, \ 3V \leq V_{I(IN2)} \leq 5.5V \ (unless \ otherwise \ o$ noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
TIMER			'		,	
V _(TO_TIMER)	Threshold voltage, TIMER		0.4	0.5	0.6	V
	Charge current, TIMER	V _{I(TIMER)} = 0 V	35	50	65	μΑ
	Discharge current, TIMER	V _{I(TIMER)} = 1 V	1	2.5		mA
CIRCUIT BREA	KER					
		$R_{ISETx} = 1 \text{ k}\Omega$	40	50	60	
V	Threshold voltage, circuit breaker	$R_{ISETx} = 400 \Omega$, $T_A = 25$ °C	14	19	24	mV
$V_{IT(CB)}$	The short voltage, chedit breaker	$R_{ISETx} = 1 \text{ k}\Omega, T_A = 25^{\circ}\text{C}$	44	50	53	IIIV
		$R_{ISETx} = 1.5 \text{ k}\Omega, T_A = 25^{\circ}\text{C}$	68	73	78	
I _(IB_ISENSEx)	Input bias current, I _{SENSEx}			0.1	5	μΑ
	Discharge current, GATEx	$V_{O(GATEx)} = 4 V$	400	800		mA
	Discharge current, GATEX	$V_{O(GATEx)} = 1 V$	25	150		
$t_{\rm pd(CB)}$	Propagation (delay) time, comparator inputs to gate output	$ \begin{array}{lll} C_g = 50 \text{ pF}, & 10 \text{ mV overdrive}, \\ (50\% \text{ to } 10\%), & C_{\text{TIMER}} = 50 \text{ pF} \end{array} $		1.3		μs
ENABLE, ACTI	VE LOW (TPS2320)				•	
V _{IH(ENABLE)}	High-level input voltage, ENABLE		2			V
V _{IL(ENABLE)}	Low-level input voltage, ENABLE				0.8	V
$R_{I(\overline{ENABLE})}$	Input pullup resistance, ENABLE	See (1)	100	200	300	kΩ
$t_{\text{d(off_ENABLE)}}$	Turnoff delay time, ENABLE	V _{I(ENABLE)} increasing above stop threshold; 100 ns rise time, 20 mV overdrive ⁽²⁾		60		μs
$t_{\text{d(on_ENABLE)}}$	Turnon delay time, ENABLE	V _{I(ENABLE)} decreasing below start threshold; 100 ns fall time, 20 mV overdrive ⁽²⁾		125		μs
ENABLE, ACTI	VE HIGH (TPS2321)				·	
V _{IH(ENABLE)}	High-level input voltage, ENABLE		2			V
V _{IL(ENABLE)}	Low-level input voltage, ENABLE				0.7	V
R _{I(ENABLE)}	Input pulldown resistance, ENABLE		100	150	300	kΩ
$t_{d(on_ENABLE)}$	Turnon delay time, ENABLE	V _{I(ENABLE)} increasing above start threshold; 100 ns rise time, 20 mV overdrive ⁽²⁾		85		μs
t _{d(off_ENABLE)}	Turnoff delay time, ENABLE	V _{I(ENABLE)} decreasing below stop threshold; 100 ns fall time, 20 mV overdrive ⁽²⁾		100		μs
PREREG			·		'	
$V_{(VREG)}$	PREREG output voltage	4.5 ≤ V _{I(IN1)} ≤ 13 V	3.5	4.1	5.5	V
V _(drop_PREREG)	PREREG dropout voltage	V _{I(IN1)} = 3 V			0.1	V

⁽¹⁾ Test I_O of ENABLE at $V_{I(ENABLE)} = 1$ V and 0 V, then $R_{I(ENABLE)} = \frac{1 \text{ V}}{I_{O_OV} - I_{O_1V}}$ (2) Specified, but not production tested.



ELECTRICAL CHARACTERISTICS (Continued)

over recommended operating temperature range (–40°C < T_A < 85°C), $3V \le V_{I(IN1)} \le 13V$, $3V \le V_{I(IN2)} \le 5.5V$ (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
VREG UVLO						
V _(TO_UVLOstart)	Output threshold voltage, start		2.75	2.85	2.95	V
V _(TO_UVLOstop)	Output threshold voltage, stop		2.65	2.78		V
V _{hys(UVLO)}	Hysteresis		50	75		mV
	UVLO sink current, GATEx	V _{I(GATEx)} = 2 V	10			mA
FAULT OUTP	UT		·			
V _{O(sat_FAULT)}	Output saturation voltage, FAULT	I _O = 2 mA			0.4	V
I _{Ikg(FAULT)}	Leakage current, FAULT	V _{O(FAULT)} = 13 V			1	μΑ
DISCH1 AND	DISCH2					
I _(DISCH)	Discharge current, DISCHx	V _{I(DISCHx)} = 1.5 V, V _{I(VIN1)} = 5 V	5	10		mA
V _{IH(DISCH)}	Discharge on high-level input voltage		2			V
V _{IL(DISCH)}	Discharge on low-level input voltage				1	V



PARAMETER MEASUREMENT INFORMATION




Figure 1. Turnon Voltage Transition of Channel 1




Figure 3. Turnon Voltage Transition of Channel 2




Figure 2. Turnoff Voltage Transition of Channel 1




Figure 4. Turnoff Voltage Transition of Channel 2



PARAMETER MEASUREMENT INFORMATION (continued)




Figure 5. Channel 1 Overcurrent Response: Enabled Into Overcurrent Load




Figure 7. Channel 2 Overcurrent Response: Enabled Into Overcurrent Load




Figure 6. Channel 1 Overcurrent Response: an Overcurrent Load Plugged Into the Enabled Board




Figure 8. Channel 2 Overcurrent Response: an Overcurrent Load Plugged Into the Enabled Board



PARAMETER MEASUREMENT INFORMATION (continued)




Figure 9. Channel 1 - Enabled Into Short Circuit




Figure 11. Channel 1 -Hot Plug




Figure 10. Channel 2 - Enabled Into Short Circuit




Figure 12. Channel 1 -Hot Removal



PARAMETER MEASUREMENT INFORMATION (continued)




Figure 13. Channel 2 - Hot Plug






Figure 14. Channel 2 - Hot Removal



TYPICAL CHARACTERISTICS



3....



INPUT CURRENT 2 (ENABLED) vs INPUT VOLTAGE 2




Figure 16.

INPUT CURRENT 2 (DISABLED) vs INPUT VOLTAGE 2




Figure 18.



TYPICAL CHARACTERISTICS (continued)





Figure 19.



GATE1 VOLTAGE RISE TIME
vs
GATE1 LOAD CAPACITANCE




Figure 20.

GATE1 OUTPUT CURRENT vs GATE1 VOLTAGE





Figure 22.



TYPICAL CHARACTERISTICS (continued)



LOAD VOLTAGE 1 DISCHARGE TIME VS LOAD CAPACITANCE




Figure 24.

UVLO START AND STOP THRESHOLDS VS TEMPERATURE




Figure 25.



APPLICATION INFORMATION

Figure 26 shows a typical dual hot-swap application. The pullup resistor at $\overline{\mathsf{FAULT}}$ should be relatively large (e.g., 100 k Ω) to reduce power loss, unless it is required to drive a large load.




Figure 26. Typical Dual Hot-Swap Application

INPUT CAPACITOR

A $0.1-\mu F$ ceramic capacitor in parallel with a $1-\mu F$ ceramic capacitor should be placed on the input power terminals near the connector on the hot-plug board to help stabilize the voltage rails on the cards. The TPS2320/01 does not need to be mounted near the connector or to these input capacitors. For applications with more severe power environments, a $2.2-\mu F$, or higher, ceramic capacitor is recommended near the input terminals of the hot-plug board. A bypass capacitor for IN1 and for IN2 should be placed close to the device.

OUTPUT CAPACITOR

A $0.1-\mu F$ ceramic capacitor is recommended per load on the TPS2320/21; these capacitors should be placed close to the external FETs and to TPS2320/21. A larger bulk capacitor is also recommended on the load. The value of the bulk capacitor should be selected based on the power requirements and the transients generated by the application.

EXTERNAL FET

To deliver power from the input sources to the loads, each channel needs an external N-channel MOSFET. A few widely used MOSFETs are shown in Table 2. But many other MOSFETs on the market can also be used with TPS23xx in hot-swap systems.

Table 2. Some Available N-Channel MOSFETs

CURRENT RANGE (A)	PART NUMBER	DESCRIPTION	MANUFACTURER
	IRF7601	N-channel, $r_{DS(on)} = 0.035 \Omega$, 4.6 A, Micro-8	International Rectifier
0 to 2	MTSF3N03HDR2	N-channel, $r_{DS(on)} = 0.040 \Omega$, 4.6 A, Micro-8	ON Semiconductor
	MMSF5N02HDR2	Dual N-channel, $r_{DS(on)} = 0.04 \Omega$, 5 A, SO-8	ON Semiconductor



APPLICATION INFORMATION (continued)

Table 2. Some Available N-Channel MOSFETs (continued)

CURRENT RANGE (A)	PART NUMBER	DESCRIPTION	MANUFACTURER
	IRF7401	N-channel, $r_{DS(on)} = 0.022 \Omega$, 7 A, SO-8	International Rectifier
2 to 5	MMSF5N02HDR2	N-channel, $r_{DS(on)} = 0.025 \Omega$, 5 A, SO-8	ON Semiconductor
2 10 5	IRF7313	Dual N-channel, $r_{DS(on)} = 0.029 \Omega$, 5.2 A, SO-8	International Rectifier
	SI4410	N-channel, $r_{DS(on)} = 0.020 \Omega$, 8 A, SO-8	Vishay Dale
5 to 10	IRLR3103	N-channel, $r_{DS(on)} = 0.019 \Omega$, 29 A, d-Pak	International Rectifier
5 10 10	IRLR2703	N-channel, $r_{DS(on)} = 0.045 \Omega$, 14 A, d-Pak	International Rectifier

TIMER

For most applications, a minimum capacitance of 50 pF is recommended to prevent false triggering. A capacitor should be connected between TIMER and ground. The presence of an overcurrent condition on either channel of the TPS2320/TPS2321 causes a 50-µA current source to begin charging this capacitor. If the over-current condition persists until the capacitor has been charged to approximately 0.5 V, the TPS2320/TPS2321 latches off the offending channels and pulls the FAULT pin low. The timer capacitor can be made as large as desired to provide additional time delay before registering a fault condition. PWRGDx will not correctly report power conditions when the device is disabled. The time delay is approximately:

$$dt(sec) = C_{TIMFR}(F) \times 10,000(\Omega).$$

OUTPUT-VOLTAGE SLEW-RATE CONTROL

When enabled, the TPS2320/TPS2321 controllers supply the gates of each external MOSFET transistor with a current of approximately 15 μ A. The slew rate of the MOSFET source voltage is thus limited by the gate-to-drain capacitance C_{ad} of the external MOSFET capacitor to a value approximating:

$$\frac{dV_s}{dt} = \frac{15 \,\mu A}{C_{gd}} \tag{1}$$

If a slower slew rate is desired, an additional capacitance can be connected between the gate of the external MOSFET and ground.

VREG CAPACITOR

The internal voltage regulator connected to VREG requires an external capacitor to ensure stability. A $0.1-\mu F$ or $0.22-\mu F$ ceramic capacitor is recommended.

GATE-DRIVE CIRCUITRY

The TPS2320/TPS2321 includes four separate features associated with each gate-drive terminal:

- A charging current of approximately 15 μA is applied to enable the external MOSFET transistor. This current
 is generated by an internal charge pump that can develop a gate-to-source potential (referenced to DISCH1
 or DISCH2) of 9 V–12 V. DISCH1 and DISCH2 must be connected to the respective external MOSFET
 source terminals to ensure proper operation of this circuitry.
- A discharge current of approximately 75 μA is applied to disable the external MOSFET transistor. Once the transistor gate voltage has dropped below approximately 1.5 V, this current is disabled and the UVLO discharge driver is enabled instead. This feature allows the part to enter a low-current shutdown mode while ensuring that the gates of the external MOSFET transistors remain at a low voltage.
- During a UVLO condition, the gates of both MOSFET transistors are pulled down by internal PMOS transistors. These transistors continue to operate even if IN1 and IN2 are both at 0 V. This circuitry also helps hold the external MOSFET transistors off when power is suddenly applied to the system.
- During an overcurrent fault condition, the external MOSFET transistor that exhibited an overcurrent condition
 will be rapidly turned off by an internal pulldown circuit capable of pulling in excess of 400 mA (at 4 V) from
 the pin. Once the gate has been pulled below approximately 1.5 V, this driver is disengaged and the UVLO
 driver is enabled instead. If one channel experiences an overcurrent condition and the other does not, then



only the channel that is conducting excessive current will be turned off rapidly. The other channel will continue to operate normally.

SETTING THE CURRENT-LIMIT CIRCUIT-BREAKER THRESHOLD

Using channel 1 as an example, the current sensing resistor $R_{ISENSE1}$ and the current-limit-setting resistor R_{ISET1} determine the current limit of the channel, and can be calculated by the following equation:

$$I_{LMT1} = \frac{R_{ISET1} \times 50 \times 10^{-6}}{R_{ISENSE1}}$$
(2)

Typically $R_{ISENSE1}$ is very small (0.001 Ω to 0.1 Ω). If the trace and solder-junction resistances between the junction of $R_{ISENSE1}$ and ISENSE1 and the junction of $R_{ISENSE1}$ are greater than 10% of the $R_{ISENSE1}$ value, then these resistance values should be added to the $R_{ISENSE1}$ value used in the calculation above.

The above information and calculation also apply to channel 2. Table 3 shows some of the current sense resistors available in the market.

CURRENT RANGE (A)	PART NUMBER	DESCRIPTION	MANUFACTURER
0 to 1	WSL-1206, 0.05 1%	0.05 Ω, 0.25 W, 1% resistor	
1 to 2	WSL-1206, 0.025 1%	0.025 Ω, 0.25 W, 1% resistor	
2 to 4	WSL-1206, 0.015 1%	0.015 Ω, 0.25 W, 1% resistor	Violary Dala
4 to 6	WSL-2010, 0.010 1%	0.010 Ω, 0.5 W, 1% resistor	Vishay Dale
6 to 8	WSL-2010, 0.007 1%	0.007 Ω, 0.5 W, 1% resistor	
8 to 10	WSR-2, 0.005 1%	0.005 Ω, 0.5 W, 1% resistor	

Table 3. Some Current Sense Resistors

UNDERVOLTAGE LOCKOUT (UVLO)

The TPS2320/TPS2321 includes an undervoltage lockout (UVLO) feature that monitors the voltage present on the VREG pin. This feature will disable both external MOSFETs if the voltage on VREG drops below 2.78 V (nominal) and will re-enable normal operation when it rises above 2.85 V (nominal). Since VREG is fed from IN1 through a low-dropout voltage regulator, the voltage on VREG will track the voltage on IN1 within 50 mV. While the undervoltage lockout is engaged, both GATE1 and GATE2 are held low by internal PMOS pulldown transistors, ensuring that the external MOSFET transistors remain off at all times, even if all power supplies have fallen to 0 V.

SINGLE-CHANNEL OPERATION

Some applications may require only a single external MOS transistor. Such applications should use GATE1 and the associated circuitry (IN1, ISENSE1, ISET1, DISCH1). The IN2 pin should be grounded to disable the circuitry associated with the GATE2 pin.

POWER-UP CONTROL

The TPS2320/TPS2321 includes a 500 μ s (nominal) startup delay that ensures that internal circuitry has sufficient time to start before the device begins turning on the external MOSFETs. This delay is triggered only upon the rapid application of power to the circuit. If the power supply ramps up slowly, the undervoltage lockout circuitry will provide adequate protection against undervoltage operation.

3-CHANNEL HOT-SWAP APPLICATION

Some applications require hot-swap control of up to three voltage rails, but may not explicitly require the sensing of the status of the output power on all three of the voltage rails. One such application is device bay, where dv/dt control of 3.3 V, 5 V, and 12 V is required. By using Channel 2 to drive both the 3.3-V and 5-V power rails and Channel 1 to drive the 12-V power rail, as is shown below, TPS2320/01 can deliver three different voltages to three loads while monitoring the status of two of the loads.






Figure 27. Three-Channel Application

Figure 28 shows ramp-up waveforms of the three output voltages.




Figure 28.

PACKAGE OPTION ADDENDUM

www.ti.com 10-Dec-2009

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
TPS2320ID	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS2320IDG4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS2320IDR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS2320IDRG4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS2320IPW	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS2320IPWG4	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS2320IPWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS2320IPWRG4	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS2321ID	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS2321IDG4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS2321IDR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS2321IDRG4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS2321IPW	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS2321IPWG4	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS2321IPWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS2321IPWRG4	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.



PACKAGE OPTION ADDENDUM

www.ti.com 10-Dec-2009

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 29-Jul-2011


TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Bookogo	Dookogo	Dinc	SPQ	Reel	Reel	Α0	В0	K0	P1	w	Pin1
Device	Type	Package Drawing		5	Diameter		(mm)	(mm)	(mm)	(mm)		Quadrant
TPS2320IDR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
TPS2320IPWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
TPS2321IPWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

www.ti.com 29-Jul-2011



*All dimensions are nominal

ı	7 III GITTIOTOTOTO GITO TIOTITITA							
	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
	TPS2320IDR	SOIC	D	16	2500	333.2	345.9	28.6
	TPS2320IPWR	TSSOP	PW	16	2000	346.0	346.0	29.0
	TPS2321IPWR	TSSOP	PW	16	2000	346.0	346.0	29.0

D (R-PDS0-G16)

PLASTIC SMALL OUTLINE




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



D (R-PDSO-G16)

PLASTIC SMALL OUTLINE




- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G16)

PLASTIC SMALL OUTLINE




- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



PW (R-PDSO-G16)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications			
Audio	www.ti.com/audio	Communications and Telecom	www.ti.com/communications www.ti.com/computers		
Amplifiers	amplifier.ti.com	Computers and Peripherals			
Data Converters	dataconverter.ti.com	Consumer Electronics	www.ti.com/consumer-apps		
DLP® Products	www.dlp.com	Energy and Lighting	www.ti.com/energy		
DSP	dsp.ti.com	Industrial	www.ti.com/industrial		
Clocks and Timers	www.ti.com/clocks	Medical	www.ti.com/medical		
Interface	interface.ti.com	Security	www.ti.com/security		
Logic	logic.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense		
Power Mgmt	power.ti.com	Transportation and Automotive	www.ti.com/automotive		
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video		
RFID	www.ti-rfid.com	Wireless	www.ti.com/wireless-apps		
RF/IF and ZigBee® Solutions	www.ti.com/lprf				

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2011, Texas Instruments Incorporated

e2e.ti.com

TI E2E Community Home Page