

PRODUCT SPECIFICATION

Z86C11

CMOS Z8® MICROCONTROLLER

FEATURES

- 8-bit CMOS microcontroller, 40- or 44-pin package
- 4.5 to 5.5 Voltage operating range
- Low power Consumption 220 mW (max) @ 16 MHz
- Fast instruction pointer 1.0 microseconds @ 12 MHz
- Two standby modes STOP and HALT
- 32 input/output lines
- Full-Duplex UART
- All digital inputs are T1L levels
- Auto Latches
- RAM and ROM protect

- Low EMI option
- 4 Kbytes of ROM
- 236 bytes of RAM
- Two programmable 8-bit Counter/Timers each with 6-bit programmable prescaler.
- Six vectored, priority interrupts from eight different sources
- Clock speeds 12 and 16 MHz
- On-Chip oscillator that accepts a crystal, ceramic resonator, LC or external clock drive.

GENERAL DESCRIPTION

The Z86C11 microcontroller (MCU) introduces a new level of sophistication to single-chip architecture. The Z86C11 is a member of the Z8 single-chip microcontroller family with 4 Kbytes of ROM and 236 bytes of RAM.

The MCU is housed in a 40-pin DIP, 44-pin Leaded Chip-Carrier, or a 44-pin Quad Flat Pack, and is manufactured in CMOS technology. The ROMless pin option is available on the 44-pin versions only. Having the ROM/ROMless selectivity, the MCU offers both external memory and preprogrammed ROM. This enables the Z8 microcontroller to be used in high volume applications or where code flexibility is required.

Zilog's CMOS microcontroller offers fast execution, efficient use of memory, sophisticated interrupts, input/output bit manipulation capabilities, and easy hardware/software system expansion along with low cost and low power consumption.

The Z86C11 architecture is characterized by Zilog's 8-bit microcontroller core. The device offers a flexible I/O scheme, an efficient register and address space structure, multiplexed capabilities between address/data, I/O, and a number of ancillary features that are useful in many industrial and advanced scientific applications.

The device applications demand powerful I/O capabilities. The Z86C11 fulfills this with 32 pins dedicated to input and output. These lines are grouped into four ports. Each port consists of eight-lines, and is configurable under software control to provide timing, status signals, serial or parallel I/O with or without handshake, and an address/data bus for interfacing external memory.

There are three basic address spaces available to support this wide range of configuration: Program Memory, Data Memory and 236 General-Purpose Registers.

GENERAL DESCRIPTION (Continued)

To unburden the program from coping with the real-time problems such as counting/timing and serial data communication, the Z86C11 offers two on-chip counter/timers with a large number of user selectable modes, and an asynchronous receiver/transmitter (UART - Figure 1).

Note: All Signals with a preceding front slash, "/", are active Low, e.g.: B//W (WORD is active Low); /B/W (BYTE is active Low, only).




Figure 1. Functional Block Diagram

PIN DESCRIPTION




Figure 2. 40-Pin Plastic Dualln-Line Pin Assignments

Table 1. 40-Pin Plastic DualIn-Line Pin Identification

Pin#	Symbol	Function	Direction	Pin#	Symbol	Function	Direction
1	V _{cc}	Power Supply	Input	11	GND	Ground	Input
2	XŤAL2	Crystal, Oscillator Clock	Output	12	P32	Port 3 pin 2	Input
3	XTAL1	Crystal, Oscillator Clock	Input	13-20	P00-P07	Port 0 pin 0,1,2,3,4,5,6,7	In/Output
4	P37	Port 3 pin 7	Output	21-28	P10-P17	Port 1 pin 0,1,2,3,4,5,6,7	In/Output
5	P30	Port 3 pin 0	Input	29	P34	Port 3 pin 4	Output
6	/RESET	Reset	Input	30	P33	Port 3 pin 3	Input
7	R//W	Read/Write	Output	31-38	P20-P27	Port 2 pin 0, 1, 2, 3, 4, 5, 6, 7	In/Output
8	/DS	Data Strobe	Output	39	P31	Port 3 pin 1	Input
9	/AS	Address Strobe	Output	40	P36	Port 3 pin 6	Output
10	P35	Port 3 pin 5	Output				

PIN DESCRIPTION (Continued)




Figure 3. 44-Pin Plastic Leaded Chip Carrier Pin Assignments

Table 2. 44-Pin Plastic Leaded Chip Carrier Pin Identification

Pin#	Symbol	Function	Direction	Pin#	Symbol	Function	Direction
1	V _{cc}	Power Supply	Input	14-16	P00-P02	Port 0 pin 0,1,2	In/Output
2	XŤAL2	Crystal, Oscillator Clock	Output	17	R//RL	ROM/ROMIess control	Input
3	XTAL1	Crystal, Oscillator Clock	Input	18-22	P03-P07	Port 0 pin 3,4,5,6,7	In/Output
4	P37	Port 3 pin 7	Output	23-27	P10-P14	Port 1 pin 0, 1, 2, 3, 4	In/Output
5	P30	Port 3 pin 0	Input	28	N/C	Not Connected	Input
6	N/C	Not Connected	Input	29-31	P15-P17	Port 1 pin 5,6,7	In/Output
7	/RESET	Reset	Input	32	P34	Port 3 pin 4	Output
8	R//W	Read/Write	Output	33	P33	Port 3 pin 3	Input
9	/DS	Data Strobe	Output	34-38	P20-P24	Port 2 pin 0,1,2,3,4	In/Output
10	/AS	Address Strobe	Output	39	N/C	Not Connected	Input
11	P35	Port 3 pin 5	Output	40-42	P25-P27	Port 2 pin 5,6,7	In/Output
12	GND	Ground, GND	Input	43	P31	Port 3 pin 1	Input
13	P32	Port 3 pin 2	Input	44	P36	Port 3 pin 6	Output




Figure 4. 44-Pin Quad Flat Pack Pin Assignments

Table 3. 44-Pin Quad Flat Pack Pin Identification

Pin#	Symbol	Function	Direction		
1-5	P03-P07	Port 0 pin 3,4,5,6,7	In/Output		
6	GND	Ground	Input		
7-14	P10-P17	Port 1 pin 0,1,2,3,4,5,6,7	In/Output		
15	P34	Port 3 pin 4	Output		
16	P33	Port 3 pin 3	Input		
17-21	P20-P24	Port 2 pin 0,1,2,3,4	In/Output		
22	GND	Ground	Input		
23-25	P25-P27	Port 2 pin 5,6,7	In/Output		
26	P31	Port 3 pin 1	Input		
27	P36	Port 3 pin 6	Output		
28	GND	Ground	Input		
29	V _{cc}	Power Supply	Input		
30	XTAL2	Crystal, Oscillator Clock	Output		

Pin#	Symbol	Function	Direction		
31	XTAL1	Crystal, Oscillator Clock	Input		
32	P37	Port 3 pin 7	Output		
33	P30	Port 3 pin 0	Input		
34	/RESET	Reset	Input		
35	R//W	Read/Write	Output		
36	/DS	Data Strobe	Oulput		
37	/AS	Address Strobe	Output		
38	P35	Port 3 pin 5	Output		
39	GND	Ground	Input		
40	P32	Port 3 pin 2	Input		
41-43	P00-P02	Port 0 pin 0,1,2	In/Output		
44	R//RL	ROM/ROMIess control	Input		

PIN FUNCTIONS

ROMless. (input, active Low). This pin when connected to GND disables the internal ROM and forces the device to function as a Z86C91 ROMless Z8. (Note that, when left unconnected or pulled high to $V_{\rm cc}$, the part functions as a normal Z86C11 ROM version). This pin is only available on the 44-pin versions of the Z86C11.

/DS. (output, active Low). Data Strobe is activated once for each external memory transfer. For a READ operation, data must be available prior to the trailing edge of /DS. For WRITE operations, the falling edge of /DS indicates that output data is valid.

/AS. (output, active Low). Address Strobe is pulsed once at the beginning of each machine cycle. Address output is via Port 1 for all external programs. Memory address transfers are valid at the trailing edge of /AS. Under program control, /AS can be placed in the high-impedance state along with Ports 0 and 1, Data Strobe, and Read/Write.

XTAL1, XTAL2. Crystal 1, Crystal 2 (time-based input and output, respectively). These pins connect a parallel-resonant crystal, ceramic resonator, LC, or any external single-phase clock to the on-chip oscillator and buffer.

R/W. (output, write Low). The Read/Write signal is low when the MCU is writing to the external program or data memory.

/RESET. (input, active-Low). To avoid asynchronous and noisy reset problems, the Z86C11 is equipped with a reset filter of four external clocks (4TpC). If the external /RESET signal is less than 4TpC in duration, no reset occurs. On the 5th clock after the /RESET is detected, an internal RST

signal is latched and held for an internal register count of 18 external clocks, or for the duration of the external /RESET, whichever is longer. During the reset cycle, /DS is held active low while /AS cycles at a rate of TpC/2. When /RESET is deactivated, program execution begins at location 000C (HEX). Power-up reset time must be held low for 50 mS, or until VCC is stable, whichever is longer.

Port 0. (P00-P07). Port 0 is an 8-bit, nibble programmable, bidirectional, TTL compatible port. These eight I/O lines can be configured under software control as a nibble I/O port, or as an address port for interfacing external memory. When used as an I/O port, Port 0 is placed under handshake control. In this configuration, Port 3, lines P32 and P35 are used as the handshake control /DAV0 and RDY0 (Data available and Ready). Handshake signal assignment is dictated by the I/O direction of the upper nibble P04-P07. The lower nibble must have the same direction as the upper nibble to be under handshake control. For the ROMless option, Port 0 comes up as A15-A8 Address lines after /RESET.

For external memory references, Port 0 can provide address bit A11-A8 (lower nibble) or A15-A8 (lower and upper nibble) depending on the required address space. If the address range requires 12 bits or less, the upper nibble of Port 0 can be programmed independently as I/O while the lower nibble is used for addressing. If one or both nibbles are needed for I/O operation, they must be configured by writing to the Port 0 Mode register. In ROMless mode, after a hardware reset, Port 0 lines are defined as address lines A15-A8, and extended timing is set to accommodate slow memory access. The initialization routine includes reconfiguration to eliminate this extended timing mode (Figure 5).




Figure 5. Port 0 Configuration

PIN FUNCTION (Continued)

Port 1. (P10-P17). Port 1 is an 8-bit, byte programmable, bidirectional, TTL compatible port. It has multiplexed Address (A7-A0) and Data (D7-D0) ports. For Z86C11, these eight I/O lines can be programmed as Input or Output lines or can be configured under software control as an address/data port for interfacing external memory. When used as an I/O port, Port 1 is placed under handshake control. In this configuration, Port 3 lines P33 and P34 are used as the handshake controls RDY1 and /DAV1.

Memory locations greater than 4096 are referenced through Port 1. To interface external memory, Port 1 is programmed for the multiplexed Address/Data mode. If more than 256 external locations are required, Port 0 must output the additional lines.

Port 1 can be placed in high-impedance state along with Port 0, /AS, /DS and R//W, allowing the MCU to share common resource in multiprocessor and DMA applications. Data transfers can be controlled by assigning P33 as a Bus Acknowledge input, and P34 as a Bus request output (Figure 6).




Figure 6. Port 1 Configuration

Port 2. (P20-P27). Port 2 is an 8-bit, bit programmable, bidirectional, TTL compatible port. Each of these eight I/O lines can be independently programmed as an input or output or globally as an open-drain output. Port 2 is always available for I/O operation. When used as an I/O port, Port

2 may be placed under handshake control. In this configuration, Port 3 lines P31 and P36 are used as the handshake controls lines /DAV2 and RDY2. The handshake signal assignment for Port 3 lines P31 and P36 is dictated by the direction (input or output) assigned to P27 (Figure 7).




Figure 7. Port 2 Configuration

PIN FUNCTION (Continued)

Port 3. (P30-P37). Port 3 is an 8-bit, TTL compatible four-fixed input and four-fixed output port. These eight I/O lines have four-fixed (P30-P33) input and four fixed (P34-P37)

output ports. Port 3 pins P30 and P37, when used as serial I/O, are programmed as serial in and serial out, respectively (Figure 8).




Figure 8. Port 3 Configuration

Port 3 is configured under software control to provide the following control functions: handshake for Ports 0, 1 and 2 (/DAV and RDY); four external interrupt request signals

(IRQ0-IRQ3); timer input and output signals (T $_{\rm IN}$ and T $_{\rm OUT}$), and Data Memory Select (/DM).

Table 4. Port 3 Pin Assignments

Pin	I/O	CTC1	Int.	P0 HS	P1 HS	P2 HS	UART	Ext
P30	IN		IRQ3				Serial In	
P31	IN	T _{IN}	IRQ2			D/R		
P32	IN		IRQ0	D/R				
P33	IN		IRQ1		D/R			
P34	OUT				R/D			DM
P35	OUT			R/D				
P36	OUT	Tour				R/D		
P37	OUT	001					Serial Out	

Notes:

HS = HANDSHAKE SIGNALS

D = Data Available

R = Ready

Port 3 lines P30 and P37, can be programmed as serial I/O lines for full-duplex serial asynchronous receiver/transmitter operation. The bit rate is controlled by the Counter/Timer 0.

The Z86C11 automatically adds a start bit and two stop bits to transmitted data (Figure 9). Odd parity is also available as an option. Eight data bits are always transmitted, regardless of parity selection. If parity is enabled, the eighth bit is the odd parity bit. An interrupt request (IRQ4) is generated on all transmitted characters.

Received data must have a start bit, eight data bits and at least one stop bit. If parity is on, bit 7 of the received data is replaced by a parity error flag. Received characters generate the IRQ3 interrupt request.




Figure 9. Serial Data Formats

Auto-Latch. The Auto-Latch puts valid CMOS levels on all CMOS inputs that are not externally driven. This will reduce excessive supply current flow in the input buffer when it is not been driven by any source.

Low EMI Option. The Z86C11 is available in a low EMI option. This option is mask-programmable, to be selected by the customer at the time when the ROM code is submitted. Use of this feature results in:

- Less than 1 mA current consumptions during HALT mode.
- The pre-drivers slew rate reduced to 10 ns typical.
- Low EMI output drivers have resistance of 200 ohms typical.
- Oscillator divide-by-two circuitry is eliminated.
- Internal SCLK/TCLK operation is limited to a maximum of 4 MHz (250 ns cycle time)

FUNCTIONAL DESCRIPTION

Address Space

Program Memory. The Z86C11 can address up to 60 K bytes of external program memory (Figure 10). The first 12 bytes of program memory are reserved for the interrupt vectors. These locations contain six 16-bit vectors that correspond to the six available interrupts. For ROM mode, byte 13 to byte 4095 consists of on-chip ROM. At address 4096 and greater, the Z86C11 executes external program memory fetches. In the ROMless mode, the Z86C11 can address up to 64 Kbytes of external program memory. Program execution begins at external location 000C (HEX) after a reset.

Data Memory (/DM). The ROM version can address up to 60 Kbytes of external data memory space beginning at location 4096. The ROMless version can address up to 64 Kbytes of external data memory. External data memory may be included with, or separated from, the external program memory space. /DM, an optional I/O function that can be programmed to appear on pin P34, is used to distinguish between data and program memory space (Figure 11). The state of the /DM signal is controlled by the type instruction being executed. An LDC opcode references PROGRAM (/DM inactive) memory, and an LDE instruction references DATA (/DM active low) memory.




Figure 10. Program Memory Configuration




Figure 11. Data Memory Configuration

Register File. The Register File consists of four I/O port registers, 236 general-purpose registers and 16 control and status registers (Figure 12). The instructions can access registers directly or indirectly via an 8-bit address field. The Z86C11 also allows short 4-bit register addressing using the Register Pointer (Figure 13). In the 4-bit mode,

the Register File is divided into 16 working register groups, each occupying 16 continuous locations. The Register Pointer addresses the starting location of the active working-register group.

Note: Register Bank E0-EF can only be accessed through working registers and indirect addressing modes.

LOCATION		IDENTIFIERS
255	Stack Pointer (Bits 7-0)	SPL
254	Stack Pointer (Bits 15-8)	SPH
253	Register Pointer	RP
252	Program Control Flags	FLAGS
251	Interrupt Mask Register	IMR
250	Interrupt Request Register	IRQ
249	Interrupt Priority Register	IPR
248	Ports 0-1 Mode	P01M
247	Port 3 Mode	РЗМ
246	Port 2 Mode	P2M
245	T0 Prescaler	PRE0
244	Timer/Counter 0	то
243	T1 Prescaler	PRE1
242	Timer/Counter 1	Т1
241	Timer Mode	TMR
240	Serial I/O	sio
i	General-Purpose Registers	
4		
3	Port 3	P3
2	Port 2	P2
1	Port1	P1
0	Port 0	P0

Figure 12. Register File

FUNCTIONAL DESCRIPTION (Continued)




Figure 13. Register Pointer

RAM Protect. The upper portion of the RAM's address spaces 80H to EFH (excluding the control registers) can be protected from reading and writing. The RAM Protect bit option is mask-programmable and is selected by the customer when the ROM code is submitted. After the mask option is selected, the user can activate from the internal ROM code to turn off/on the RAM Protect by loading a bit D6 in the IMR register to either a 0 or a 1, respectively. A 1 in D6 indicates RAM Protect enabled.

ROM Protect. The first 4 Kbytes of program memory is mask programmable. A ROM protect feature prevents dumping of the ROM contents by inhibiting execution of LDC, LDCI, LDE, and LDEI instructions to Program Memory in all modes.

The ROM Protect option is mask-programmable, to be selected by the customer at the time when the ROM code is submitted.

Stack. The Z86C11 has a 16-bit Stack Pointer (R254-R255) used for external stack that resides anywhere in the data memory for the ROMless mode, but only from 4096 to 65535 in the ROM mode. An 8-bit Stack Pointer (R255) is used for the internal stack that resides within the 236 general-purpose registers (R4-R239). The high byte of the Stack Pointer (SPH-Bit 8-15) is used as a general purpose register when using internal stack only.

Counter/Timers. There are two 8-bit programmable counter/timers (T0-T1), each driven by its own 6-bit programmable prescaler. The T1 prescaler can be driven by internal or external clock sources; however, the T0 prescaler is driven by the internal clock only (Figure 14).

The 6-bit prescalers can divide the input frequency of the clock source by any integer number from 1 to 64. Each prescaler drives its counter, which decrements the value (1 to 256) that has been loaded into the counter. When both the counters and prescaler reach the end of the count, a timer interrupt request, IRQ4 (T0) or IRQ5 (T1), is generated.

The counter can be programmed to start, stop, restart to continue, or restart from the initial value. The counters can

also be programmed to stop upon reaching zero (single pass mode) or to automatically reload the initial value and continue counting (modulo-n continuous mode).

The counter, but not the prescalers, can be read at any time without disturbing their value or count mode. The clock source for T1 is user-definable and can be either the internal microprocessor clock divided by four, or an external signal input via Port 3. The Timer Mode register configures the external timer input (P31) as an external clock, a trigger input that can be retriggerable or non-retriggerable, or as a gate input for the internal clock. Port 3 line P36 also serves as a timer output (TOUT) through which T0, T1 or the internal clock can be output. The counter/timers are cascaded by connecting the T0 output to the input of T1.




Figure 14. Counter/Timers Block Diagram

FUNCTIONAL DESCRIPTION (Continued)

Interrupts. The Z86C11 has six different interrupts from eight different sources. The interrupts are maskable and prioritized. The eight sources are divided as follows: four sources are claimed by Port 3 lines P30-P33, one in Serial Out, one in Serial In, and two in the counter/timers (Figure 15). The Interrupt Mask Register globally or individually enables or disables the six interrupt requests. When more than one interrupt is pending, priorities are resolved by a programmable priority encoder that is controlled by the Interrupt Priority register.

All Z86C11 interrupts are vectored through locations in the program memory. When an interrupt machine cycle is activated, an interrupt request is granted. Thus, this disables all of the subsequent interrupts, saves the Program Counter and Status Flags, and then branches to the program memory vector location reserved for that interrupt. This memory location and the next byte contain the 16-bit address of the interrupt service routine for that particular interrupt request.

To accommodate polled interrupt systems, interrupt inputs are masked and the Interrupt Request register is polled to determine which of the interrupt requests need service. Software initialed interrupts are supported by setting the appropriate bit in the Interrupt Request (IRQ) register.

Internal interrupt requests are sampled on the falling edge of the last cycle of every instruction, and the interrupt request must be valid 5TpC before the falling edge of the last clock cycle of the currently executing instruction.

For the ROMless mode, when the device samples a valid interrupt request, the next 48 (external) clock cycles are used to prioritize the interrupt, and push the two PC bytes and the FLAG register on the stack. The following nine cycles are used to fetch the interrupt vector from external memory. The first byte of the interrupt service routine is fetched beginning on the 58th TpC cycle following the internal sample point, which corresponds to the 63rd TpC cycle following the external interrupt sample point.




Figure 15. Interrupt Block Diagram

Clock. The Z86C11 on-chip oscillator has a high-gain, parallel-resonant amplifier for connection to a crystal, LC, ceramic resonator, or any suitable external clock source (XTAL1=Input, XTAL2 = Output). The crystal should be AT cut, 1 MHz to 16 MHz max, and series resistance (RS) is

less than or equal to 100 Ohms. The crystal should be connected across XTAL1 and XTAL2 using the recommended capacitors (10 pF < CL < 300 pF) from each pin to ground (Figure 16).




Figure 16. Oscillator Configuration

HALT. Will turn off the internal CPU clock but not the XTAL oscillation. The counter/timers and the external interrupts IRQ0, IRQ1, IRQ2 and IRQ3 remains active. The devices are recovered by interrupts, either externally or internally generated.

STOP. This instruction turns off the internal clock and external crystal oscillation and reduces the standby current to 10 microamperes or less. The Stop mode is terminated by a reset, which causes the processor to restart the application program at address 000C (HEX).

In order to enter STOP (or HALT) mode, it is necessary to first flush the instruction pipeline to avoid suspending execution in mid-instruction. To do this, the user executes a NOP (opcode=OFFH) immediately before the appropriate sleep instruction,. i.e.:

FF NOP ; clear the pipeline

6F STOP ; enter STOP mode

or

FF NOP ; clear the pipeline 7F HALT ; enter HALT mode

17

ABSOLUTE MAXIMUM RATINGS

Symbol	Description	Min	Max	Units
V _{cc} T _{sig} T _A	Supply Voltage* Storage Temp Oper Ambient Temp	-0.3 -65	+7.0 +150 †	°C ∨ ∨

Notes:

Stress greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; operation of the device at any condition above those indicated in the operational sections of these specifications is not implied. Exposure to absolute maximum rating conditions for an extended period may affect device reliability.

STANDARD TEST CONDITIONS

The characteristics listed below apply for standard test conditions as noted. All voltages are referenced to GND. Positive current flows into the referenced pin (Figure 17).




Figure 17. Test Load Diagram

^{*} Voltages on all pins with respect to GND.

[†] See Ordering Information

Sym	Parameter	T _A = 0		T _A = - to105	40°C 5°C	Typical at	Units	Conditions
		Min	Max	Min	Max	25°C		
	Max Input Voltage		7		7		٧	I _{IN} 250µA
V _{CH}	Clock Input High Voltage	3.8	$V_{cc} + 0.3$	3.8	$V_{cc} + 0.3$		٧	Driven by External Clock Generator
V _{CL}	Clock Input Low Voltage	-0.03	8.0	-0.03	0.8		٧	Driven by External Clock Generator
V _H	Input High Voltage	2.0	V _{cc} +0.3	2.0	V _{cc} +0.3		٧	
٧,	Input Low Voltage	-0.3	0.8	-0.3	0.8		٧	
A ^{OH}	Output High Voltge	2.4		2.4			٧	$l_{OH} = -2.0 \text{ mA}$
V _{OH}	Output High Voltge	V _{cc} -100mV		V _{cc} -100mV			٧	I _{0H} = -100 μA
ν _{or}	Output Low Voltage	00	0.4	33	0.4		V	$I_{01}^{on} = +5.0 \text{ mA}$
V _{RH}	Reset Input High Voltage	3.8	V _{cc} +0.3	3.8	V _{cc} +0.3		٧	-
V _{Ri}	Reset Input Low Voltage	-0.03	0.8	-0.03	8.0		٧	
ار"	Input Leakage	-2	2	-2	2		μA	$V_{IN} = 0V, V_{CC}$
l _{at}	Output Leakage	-2	2	-2	2		μA	$V_{\rm eN} = 0 V, V_{\rm CC}$
i _m	Reset Input Current		-80		-80		μA	$V_{pl} = 0V$
l _{cc}	Supply Current		30		30	20	mA	[1] @ 12 MHz
···			35		35	24	mA	[1] @ 16 MHz
I _{CC1}	Standby Current		6.5		6.5	4	mA	[1] HALT Mode V _{IN} = 0V, V _{CC} @ 12 MHz
001	•		7.0		7.0	4.5	mA	[1] HALT Mode V _N = 0V,V _{cc} @ 16 MHz
l _{CC2}	Standby Current		10		20	5	μА	[1,2] STOP Mode $V_{N} = 0V_{,V_{CC}}$

LD TMR,#00

NOP STOP

^[1] All inputs driven to either 0V or V_{CC}, outputs floating.
[2] I_{CCC} requires loading TMR (F1H) with any value prior to STOP execution.
Use this sequence:

External I/O or Memory Read or Write Timing Diagram




Figure 18. External I/O or Memory Read/Write Timing

External I/O or Memory Read or Write Timing Table

No	Symbol	Parameter		= 0°C MHz	to 70°0			= -40°C MHz	to 105		Units	Notes
			Min	Max	Min	Max	Min	Max	Min	Max		
1	TdA(AS)	Address Valid to /AS Rise Delay	35		25		35		25		ns	[2,3]
2	TdAS(A)	/AS Rise to Address Float Delay	45		35		45		35		ns	[2,3]
3	TdAS(DR)	/AS Rise to Read Data Reg'd Valid		250		180		250		180	ns	[1,2,3]
4	TwAS	/AS Low Width	55		40		55		40		ns	[2,3]
5	TdAZ(DS)	Address Float to /DS Fail	0		0		0		0		ns	
6	Twdsr	/DS (Read) Low Width	185		135		185		135		ns	[1,2,3]
7	TwDSW	/DS (Write) Low Width	110		80		110		80		ns	[1,2,3]
8	TdDSR(DR)	/DS Fall to Read Data Req'd Valid		130		75		130		75	ns	[1,2,3]
9	ThDR(DS)	Read Data to /DS Rise Hold Time	0		0		0	-	0		กร	[2,3]
10	TdDS(A)	/DS Rise to Address Active Delay	65		50		65		50		ns	[2,3]
11	TdDS(AS)	/DS Rise to /AS Fall Delay	45		35		45		35		ns	[2,3]
12	TdR/W(AS)	R//W Valid to /AS Rise Delay	30		20		33		25		ns	[2,3]
13	TdDS(R/W)	/DS Rise to R//W Not Valid	50		35		50		35		ns	[2,3]
14	TdDW(DSW)	Write Data Valid to /DS Fall (Write) Delay	35		25		35		25		ns	[2,3]
15	TdDS(DW)	/DS Rise to Write Data Not Valid Delay	55		35		55		35		ns	[2,3]
16	TdA(DR)	Address Valid to Read Data Req'd Valid		310		230		310		230	ns	[1,2,3]
17	TdAS(DS)	/AS Rise to /DS Fall Delay	65		45		65		45		ns	[2,3]
18	TdDI(DS)	Data Input Setup to /DS Rise	75		60		75		60		ns	[1,2,3]
19	TdDM(AS)	/DM Valid to /AS Rise Delay	50		30		50		30		ns	[2,3]

Notes:

Standard Test Load

All timing references use 2.0V for a logic 1 and 0.8V for a logic 0.

Clock Dependent Formulas

Number	Symbol	Equation
1	TdA(AS)	0.40TpC + 0.32
2	TdAS(A)	0.59TpC - 3.25
3	TdAS(DR)	2.38TpC + 6.14
4	TwAS	0.66TpC - 1.65
6	TwDSR	2.33TpC - 10.56
7	TwDSW	1.27TpC + 1.67
8	TdDSR(DR)	1.97TpC - 42.5
10	TdDS(A)	0.8TpC
11	TdDS(AS)	0.59TpC - 3.14
12	TdR/W(AS)	0.4TpC
13	TdDS(R/W)	0.8TpC - 15
14	TdDW(DSW)	0.4TpC
15	TdDS(DW)	0.88TpC - 19
16	TdA(DR)	4TpC - 20
17	TdAS(DS)	0.91TpC - 10.7
18	TsDI(DS)	0.8TpC - 10
19	TdDM(AS)	0.9TpC - 26.3

^[1] When using extended memory timing add 2 TpC.

^[2] Timing numbers given are for minimum TpC.

^[3] See clock cycle dependent characteristics table.

Additional Timing Diagram




Figure 19. Additional Timing

AC CHARACTERISTICS

Additional Timing Table

No	Symbol	Parameter	$T_a = 0^{\circ}C$ to $70^{\circ}C$				T,	= -40°C	Units	Notes		
			12 N	l Ĥz	16 MHz		12 MHz		16 MHz			
			Min	Max	Min	Max	Min	Max	Min	Max		
1	ТрС	Input Clock Period	83	1000	62.5	1000	83	1000	62.5	1000	ns	[1]
2	TrC,TfC	Clock Input Rise & Fall Times		15		10		15		10	ns	[1]
3	TwC	Input Clock Width	35		25		35		25		ns	[1]
4	TwTinL	Timer Input Low Width	75		75		75		75		ns	[2]
5	TwTinH	Timer Input High Width	ЗТрС		ЗТрС		ЗТрС		3TpC			[2]
6	TpTin	Timer Input Period	8TpC		8TpC		8TpC		8TpC			[2]
7	TrTin,TfTin	Timer Input Rise & Fall Times	100		100		100		100		ns	[2]
8A	TwiL	Interrupt Request Input Low Times	70		70		70		50		ns	[2,4]
8B	TwlL	Interrupt Request Input Low Times	3TpC		3TpC		3TpC		3TpC			[2,5]
9	TwlH	Interrupt Request Input High Times	3TpC		3TpC		3TpC		3TpC			[2,3]

Notes:

^[1] Clock timing references use 3.8V for a logic 1 and 0.8V for a logic 0.

^[2] Timing references use 2.0V for a logic 1 and 0.8V for a logic 0.

^[3] Interrupt references request via Port 3.

^[4] Interrupt request via Port 3 (P31-P33).

^[5] Interrupt request via Port 30.

Handshake Timing Diagrams




Figure 20. Input Handshake Timing




Figure 21. Output Handshake Timing

AC CHARACTERISTICS

Handshake Timing Table

No	Symbol	Parameter	T ₄ = 0°C to 70°C				T,	Notes			
			12 MHz		16 MHz		12 MHz		16 MHz		Data
			Min	Max	Min	Max	Min	Max	Min	Max	Direction
1	TsDI(DAV)	Data In Setup Time	0		0		0		0		IN
2	ThDI(DAV)	Data in Hold Time	145		145		145		145		IN
3	TwDAV	Data Available Width	110		110		110		110		₩
4	TdDAVI(RDY)	DAV Fall to RDY Fall Delay		115		115		115		115	IN
5	TdDAVId(RDY)	DAV Rise to RDY Rise Delay		115		115		115		115	IN
6	TdD0(DAV)	RDY Rise to DAV Fall Delay	0		0		0		0		IN
7	TcLDAVO(RDY)	Data Out to DAV Fall Delay		TpC		TpC		TpC		TpC	OUT
8	TcLDAV0(RDY)	DAV Fall to RDY Fall Delay	0	•	0	•	0	·	0		OUT
9	TdRDY0(DAV)	RDY Fall to DAV Rise Delay		115		115		115		115	OUT
10	Twrdy ` ´	RDY Width	110		110		110		110		OUT
11	TdRDY0d(DAV)	RDY Rise to DAV Fall Delay		115		115		115		115	OUT

Z8 CONTROL REGISTER DIAGRAMS

R240 SIO D7 D6 D5 D4 D3 D2 D1 D0 Serial Data (D0 - LSB)

Figure 22. Serial I/O Register (F0H: Read/Write)




Figure 23. Timer Mode Register (F1H: Read/Write)




Figure 24. Counter/Timer 1 Register (F2H: Read/Write)




Figure 25. Prescaler 1 Register (F3H: Write Only)




Figure 26. Counter/Timer 0 Register (F4H: Read/Write)




Figure 27. Prescaler 0 Register (F5H: Write Only)




Figure 28. Port 2 Mode Register (F6H: Write Only)




Figure 29. Port 3 Mode Register (F7H: Write Only)




Figure 30. Port 0 and 1 Mode Register (F8H: Write Only)




Figure 31. Interrupt Priority Register (F9H: Write Only)

Z8 CONTROL REGISTER DIAGRAMS (Continued)




Figure 32. Interrupt Request Register (FAH: Read/Write)




Figure 35. Register Pointer Register (FDH: Read/Write)




Figure 33. Interrupt Mask Register (FBH: Read/Write)




Figure 36. Stack Pointer Register (FEH: Read/Write)




Figure 34. Flag Register (FCH: Read/Write)




Figure 37. Stack Pointer Register (FFH: Read/Write)

INSTRUCTION SET NOTATION

Addressing Modes. The following notation is used to describe the addressing modes and instruction operations as shown in the instruction summary.

Symbol	Meaning
IRR	Indirect register pair or indirect working-
	register pair address
Irr	Indirect working-register pair only
X	Indexed address
DA	Direct address
RA	Relative address
IM	Immediate
R	Register or working-register address
r	Working-register address only
IR	Indirect-register or indirect
	working-register address
lr	Indirect working-register address only
RR	Register pair or working register pair address

Symbols. The following symbols are used in describing the instruction set.

Symbol	Meaning
dst	Destination location or contents
src	Source location or contents
CC	Condition code
@	Indirect address prefix
SP	Stack Pointer
PC	Program Counter
FLAGS	Flag register (Control Register 252)
RP	Register Pointer (R253)
IMR	Interrupt mask register (R251)

Flags. Control register (R252) contains the following six flags:

Symbol	Meaning
C	Carry flag
Z	Zero flag
S	Sign flag
V	Overflow flag
D	Decimal-adjust flag
Н	Half-carry flag
Affected (lages are indicated by:
0	Clear to zero
1	Set to one
*	Set to clear according to operation
_	Unaffected
	Undefined


CONDITION CODES

Value	Mnemonic	Meaning	Flags Set
1000		Always True	
0111	С	Carry	C = 1
1111	NC	No Carry	C = 0
0110	Z	Zero	Z = 1
1110	NZ	Not Zero	Z = 0
1101	PL	Plus	S = 0
0101	MI	Minus	S = 1
0100	OV	Overflow	V = 1
1100	NOV	No Overflow	V = 0
0110	EQ	Equal	Z = 1
1110	NE	Not Equal	Z = 0
1001	GE	Greater Than or Equal	(S XOR V) = 0
0001	LT	Less than	(S XOR V) = 1
1010	GT	Greater Than	[Z OR (S XOR V)] = 0
0010	LE	Less Than or Equal	[Z OR (S XOR V)] = 1
1111	UGE	Unsigned Greater Than or Equal	C = 0
0111	ULT	Unsigned Less Than	C = 1
1011	UGT	Unsigned Greater Than	(C = 0 AND Z = 0) =
0011	ULE	Unsigned Less Than or Equal	(C OR Z) = 1
0000		Never True	

INSTRUCTION FORMATS



One-Byte Instructions



Two-Byte Instructions

Three-Byte Instructions

INSTRUCTION SUMMARY

Note: Assignment of a value is indicated by the symbol " \leftarrow ". For example:

notation "addr (n)" is used to refer to bit (n) of a given operand location. For example:

dst ← dst + src

dst (7)

indicates that the source data is added to the destination data and the result is stored in the destination location. The

refers to bit 7 of the destination operand.

INSTRUCTION SUMMARY (Continued)

Instruction and Operation	Address Mode	Opcode Byte (Hex)		ags fec				
•	dst src	• ` `	С	Z	s	٧	D	н
ADC dst, src dst←dst + src +C	†	1[]	*	*	*	*	0	*
ADD dst, src dst←dst + src	†	0[]	*	*	*	*	0	*
AND dst, src dst←dst AND src	†	5[]	-	*	*	0	-	-
CALL dst SP←SP - 2 @SP←PC, PC←dst	DA IRR	D6 D4	-	-	-	-	-	-
CCF C←NOT C		EF	*	-	-	-	-	-
CLR dst dst←0	R IR	B0 B1	-	-	-	-	-	-
COM dst dst←NOT dst	R IR	60 61	-	*	*	0	-	-
CP dst, src dst - src	†	A[]	*	*	*	*	-	-
DA dst dst←DA dst	R IR	40 41	*	*	*	X	-	-
DEC dst dst←dst - 1	R IR	00 01	•	*	*	*	-	-
DECW dst dst←dst - 1	RR IR	80 81	-	*	*	*	-	-
DI IMR(7)←0		8F	-	-	-	-	-	-
DJNZr, dst r←r - 1 if r ≠ 0 PC←PC + dst Range: +127, -128	RA	rA r = 0 - F	-	-	-	-	-	_
EI IMR(7)←1		9F	-	-	-	-	-	-
		7F						_

Instruction and Operation	Mo		Opcode Byte (Hex)	Αf		ted		_	
	dst	src		С	Z	s	V	D	Н
INC dst	r		rE	_	*	*	*	_	_
dst←dst + 1			r = 0 - F						
	R		20						
	IR		21						
INCW dst	RR		AO	-	*	*	*	-	-
dst←dst + 1	IR		A1						
IRET			BF	*	*	*	*	*	
FLAGS←@SP;									
SP←SP + 1									
PC←@SP;									
SP←SP + 2;									
IMR(7)←1									
JP cc, dst	DA		cD	-		-	-	_	-
if cc is true			c = 0 - F						
PC←dst	IRR		30						
JR cc, dst	RA		сВ	-	-	-	-	-	-
if cc is true,			c = 0 - F						
PC←PC + dst									
Range: +127,									
-128									
LD dst, src	r	lm	rC	-	-	-	-	-	-
dst←src	r	R	r8						
	R	r	r9						
			r = 0 - F						
	r	X	C7						
	Χ	r	D7						
	г	lr	E3						
	ir	r	F3						
	R	R	E4						
	R	IR	E5						
	R	IM	E6						
	IR	IM	E7						
	IR	R	F5						
LDC dst, src	r	lrr	C2	-	-	-	-	-	-
LDCI dst, src	lr	Irr	C3		-		-	_	_
dst←src									
r←r +1;									
rr←rr + 1									

INSTRUCTION SUMMARY (Continued)

Instruction	۸۸۸	ress	Opcode	FI	ıgs		_		
and Operation	Mod dst		Byte (Hex)		-	ed S	v	D	н
NOP			FF	-	-	-	-	-	-
OR dst, src dst←dst OR src	†		4[]	-	*	*	0	-	-
POP dst dst←@SP; SP←SP + 1	R IR		50 51	-	-	-	=	-	-
PUSH src SP←SP - 1; @SP←src		R IR	70 71	-	-	-	-	-	-
RCF C←0			CF	0	-	-	-	-	•
RET PC← @ SP; SP←SP + 2			AF	-	-	-	-	-	-
RL dst	R IR		90 91	*	*	*	*	-	-
RLC dst	R IR		10 11	*	*	*	*	-	-
RR dst	R IR		EO E1	*	*	*	*	-	-
RRC dst	R IR		C0 C1	*	*	*	*	-	-
SBC dst, src dst←dst←src←C	†		3[]	*	*	*	*	1	*
SCF C←1			DF	1	-	-	-	-	-
SRA dst	R IR		D0 D1	*	*	*	0	-	-
SRP src RP←src		lm	31	-	-	-	-	-	-

Instruction and Operation	Address Mode	Opcode Byte (Hex)		ags fec				
	dst src				s	٧	D	Н
STOP		6F	-	-	-	-	~	-
SUB dst, src dst←dst←src	†	2[]	*	*	*	*	1	*
SWAP dst 7 4 3 0	R IR	F0 F1	X	*	*	X	-	-
TCM dst, src (NOT dst) AND src	†	6[]	-	*	*	0	-	-
TM dst, src dst AND src	†	7[]	-	*	*	0	-	-
XOR dst, src dst←dst XOR src	†	B[]	-	*	*	0	-	-


[†] These instructions have an identical set of addressing modes, which are encoded for brevity. The first opcode nibble is found in the instruction set table above. The second nibble is expressed symbolically by a '[]' in this table, and its value is found in the following table to the left of the applicable addressing mode pair.

For example, the opcode of an ADC instruction using the addressing modes r (destination) and Ir (source) is 13.


Addres dst	s Mode src	Lower Opcode Nibble
r	r	[2]
r	lr	[3]
R	R	[4]
R	IR	[5]
R	IM	[6]
IR	IM	[7]


OPCODE MAP

Lower Nibble (Hex) 2 3 8 4 C D E F 6.5 6.5 6.5 6.5 10.5 10.5 10.5 10.5 6.5 12/10.5 12/10.0 6.5 6.5 12.10.0 6.5 DJNZ DEC DEC ADD ADD ADD ADD ADD ADD LD LD JR Ш JP INC R2, R1 R1, IM R1 IR1 r1, r2 r1. lr2 IR2, R1 r2, R1 IR1, IM r1, R2 r1, RA cc, RA r1, IM cc. DA 6.5 6.5 6.5 6.5 10.5 10.5 10.5 10.5 1 RLC RLC ADC ADC ADC ADC ADC ADC r1, lr2 R1 IR1 r1, r2 R2, R1 IR2, R1 R1, IM IR1, IM 6.5 6.5 6.5 6.5 10.5 10.5 10.5 10.5 2 SUB INC INC SHR SUR SUR SHE SHIR r1, lr2 IR2, R1 R1 IR1 r1. r2 R2, R1 R1, IM IR1, IM 10.5 a n 6 1 65 10.5 10.5 6.5 10.5 3 .ID **SD**0 SBC SBC SBC SBC SBC SBC IRR 1 IM r1, r2 r1, lr2 R2, R1 IR2, R1 R1, IM IR1, IM 8.5 6.5 6.5 10.5 10.5 10.5 10.5 DA DA OR OR OR OR OR OR r1, lr2 R1 IR1 r1, r2 R2, R1 IR2, R1 R1, IM IR1. IM 10.5 10.5 10.5 6.5 6.5 10.5 10.5 5 POP AND POP AND AND AND AND AND r1, ir2 R2, R1 IR2, R1 R1, IM R1 IR1 r1, r2 IR1. IM 6.5 6.5 6.5 6.5 10.5 10.5 10.5 10.5 6.0 6 COM COM TCM TCM TCM TCM TCM TCM STOP R2, R1 IR2, R1 R1 r1, r2 r1, Ir2 R1, IM IR1 IR1. IM 10/12 1 12/14 1 6.5 10.5 10.5 10.5 6.5 10.5 7.0 PUSH PUSH TH ти тм TM TM TM HALT r1, lr2 R2, R1 IR2, R1 R1, IM IR1, IM D2 IR2 r1 r2 10.5 10.5 12 0 18.0 6.1 DECW DECW LDE DI RR1 IR1 r1, lrr2 lr1, lrr2 6.5 6.5 12.0 18.0 6.1 RL RL LDE LDE Ħ r2, lrr1 R1 IR1 lr2, lrr1 10.5 10.5 6.5 6.5 10.5 10.5 10.5 10.5 14 0 INCW INCW CP CP CP CP CP CP RET R2. R1 RR1 r1, r2 r1, lr2 IR2. R1 R1, IM IR1, IM IR1 6.5 6.5 6.5 6.5 10.5 10.5 10.5 10.5 16.0 В CLR CI R YOR XOR YOR XOR XOR XOR IRFT IR2, R1 R2. R1 R1, IM R1 IR1 r1, r2 r1, lr2 IR1, IM 6.5 6.5 12.0 18.0 10.5 6.5 C RRC RRC LDC LDCI LD RCF R1 IR1 1, lm2 lr1, lrr2 r1,x,R2 12.0 18.0 10.5 6.5 6.5 20.0 20.0 6.5 D SRA SRA LDC LDCI CALL CALL LD SCF R1 IR1 r2, Irr1 lr2, lrr1 IRR1 DA r2,x,R1 6.5 10.5 10.5 10.5 10.5 6.5 6.5 6.5 RR RR LD LD ம ம ம CCF r1. IR2 R2. R1 IR2. R1 R1, IM R1 ID 1 IR1, IM 8.5 6.5 8.5 10.5 6.0 SWAP SWAP LD LD NOP fr1, r2 R2 IR1 R1 IR1 2 3 2 Bytes per instruction




PACKAGING INFORMATION





44-Pin QFP Package Diagram



33

ORDERING INFORMATION

Z86C11

12 MHz

 40-pin DIP
 44-pin PLCC
 44-pin QFP

 Z86C1112PSC
 Z86C1112VSC
 Z86C1112FSC

 Z86C1112PEC
 Z86C1112VEC
 Z86C1112FEC

16 MHz

 40-pin DIP
 44-pin PLCC
 44-pin QFP

 Z86C1116PSC
 Z86C1116VSC
 Z86C1116FSC

For fast results, contact your local Zilog sales office for assistance in ordering the part desired.

CODES

Package

P = Plastic DIP

V = Plastic Chip Carrier

Longer Lead Time

F = Plastic Quad Flat Pack

Temperature

 $S = 0^{\circ}C$ to + 70°C E = -40°C to 105°C


Speed

12 = 12 MHz16 = 16 MHz

Environmental

C = Plastic Standard





ZILOG DOMESTIC SALES OFFICES AND TECHNICAL CENTERS

CALIFORNIA Agoura 818-707-2160 COLORADO Boulder......303-494-2905 **FLORIDA** Largo 813-585-2533 GEORGIA ILLINOIS **NEW HAMPSHIRE** Nashua 603-888-8590 NEW JERSEY NORTH CAROLINA OHIO **PENNSYLVANIA** TEXAS Dallas214-987-9987 WASHINGTON

INTERNATIONAL SALES OFFICES

CANIADA

CANADA	
Toronto	416-673-0634
GERMANY	
Munich	49-89-672-045
Sömmerda	37-626-23906
JAPAN	
Tokyo	81-3-3587-0528
HONG KONG	
Kowloon	852-7238979
KOREA	
KOREA Seoul	82-2-552-5401
Seoul	82-2-552-5401
SINGAPORE Singapore	
Seoul	65-2357155
Seoul	65-2357155
Seoul SINGAPORE Singapore TAIWAN	

© 1991 by Zilog, Inc. All rights reserved. No part of this document may be copied or reproduced in any form or by any means without the prior written consent of Zilog, Inc. The information in this document is subject to change without notice. Devices sold by Zilog, Inc. are covered by warranty and patent indemnification provisions appearing in Zilog, Inc. Terms and Conditions of Sale only. Zilog, Inc. makes no warranty, express, statutory, implied or by description, regarding the information set forth herein or regarding the freedom of the described devices from intellectual property infringement. Zilog, Inc. makes no warranty of mer-

chantability or fitness for any purpose. Zilog, Inc. shall not be responsible for any errors that may appear in this document. Zilog, Inc. makes no commitment to update or keep current the information contained in this document.

Zilog, Inc. 210 East Hacienda Ave. Campbell, CA 95008-6600 Telephone (408) 370-8000 Telex 171-980 A/B ZILOG CPTO FAX 408 370-8056/8027