

**MOSFET – Power,
N-Channel, SUPERFET® III,
FRFET®****650 V, 40 A, 82 mΩ****NVHL082N65S3F****Description**

SUPERFET III MOSFET is onsemi's brand-new high voltage super-junction (SJ) MOSFET family that is utilizing charge balance technology for outstanding low on-resistance and lower gate charge performance. This advanced technology is tailored to minimize conduction loss, provide superior switching performance, and withstand extreme dv/dt rate.

Consequently, SUPERFET III MOSFET is very suitable for the various power system for miniaturization and higher efficiency.

SUPERFET III FRFET MOSFET's optimized reverse recovery performance of body diode can remove additional component and improve system reliability.



Features

- 700 V @ $T_J = 150^\circ\text{C}$
- Typ. $R_{DS(on)} = 64 \text{ m}\Omega$
- Ultra Low Gate Charge (Typ. $Q_g = 81 \text{ nC}$)
- Low Effective Output Capacitance (Typ. $C_{oss(\text{eff.})} = 722 \text{ pF}$)
- 100% Avalanche Tested
- AEC-Q101 Qualified and PPAP Capable

Applications

- Automotive On Board Charger HEV-EV
- Automotive DC/DC converter for HEV-EV

V_{DSS}	$R_{DS(\text{ON}) \text{ MAX}}$	$I_D \text{ MAX}$
650 V	82 mΩ @ 10 V	40 A



TO-247-3LD
CASE 340CX

MARKING DIAGRAM

\$Y = onsemi Logo
 &Z = Assembly Plant Code
 &3 = Data Code (Year & Week)
 &K = Lot
 NVHL082N65S3F = Specific Device Code

ORDERING INFORMATION

See detailed ordering and shipping information on page 2 of this data sheet.

NVHL082N65S3F

ABSOLUTE MAXIMUM RATINGS (T_C = 25 °C, Unless otherwise noted)

Symbol	Parameter		Value	Unit
V _{DSS}	Drain to Source Voltage		650	V
V _{GSS}	Gate to Source Voltage	– DC	±30	V
		– AC (f > 1 Hz)	±30	
I _D	Drain Current	– Continuous (T _C = 25 °C)	40	A
		– Continuous (T _C = 100 °C)	25.5	
I _{DM}	Drain Current	– Pulsed (Note 1)	100	A
E _{AS}	Single Pulsed Avalanche Energy (Note 2)		510	mJ
E _{AR}	Repetitive Avalanche Energy (Note 1)		3.13	mJ
dv/dt	MOSFET dv/dt		100	V/ns
	Peak Diode Recovery dv/dt (Note 3)		50	
P _D	Power Dissipation	(T _C = 25 °C)	313	W
		– Derate Above 25 °C	2.5	W/°C
T _J , T _{STG}	Operating and Storage Temperature Range		–55 to +150	°C
T _L	Maximum Lead Temperature for Soldering, 1/8" from Case for 5 seconds		300	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. Repetitive rating: pulse-width limited by maximum junction temperature.
2. I_{AS} = 4.8 A, R_G = 25 Ω, starting T_J = 25 °C.
3. I_{SD} ≤ 20 A, di/dt ≤ 200 A/μs, V_{DD} ≤ 400 V, starting T_J = 25 °C.

THERMAL CHARACTERISTICS

Symbol	Parameter	Value	Unit
R _{θJC}	Thermal Resistance, Junction to Case, Max.	0.4	°C/W
R _{θJA}	Thermal Resistance, Junction to Ambient, Max.	40	

PACKAGE MARKING AND ORDERING INFORMATION

Part Number	Top Marking	Package	Packing Method	Reel Size	Tape Width	Quantity
NVHL082N65S3F	NVHL082N65S3F	TO-247-3LD	Tube	N/A	N/A	30 Units

NVHL082N65S3F

ELECTRICAL CHARACTERISTICS (T_C = 25 °C unless otherwise noted)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
--------	-----------	-----------------	------	------	------	------

OFF CHARACTERISTICS

BV _{DSS}	Drain to Source Breakdown Voltage	V _{GS} = 0 V, I _D = 1 mA, T _J = 25 °C	650	–	–	V
		V _{GS} = 0 V, I _D = 10 mA, T _J = 150 °C	700	–	–	V
ΔBV _{DSS} / ΔT _J	Breakdown Voltage Temperature Coefficient	I _D = 20 mA, Referenced to 25 °C	–	0.7	–	V/°C
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} = 650 V, V _{GS} = 0 V	–	–	10	μA
		V _{DS} = 520 V, T _C = 125 °C	–	127	–	
I _{GSS}	Gate to Body Leakage Current	V _{GS} = ±30 V, V _{DS} = 0 V	–	–	±100	nA

ON CHARACTERISTICS

V _{GS(th)}	Gate Threshold Voltage	V _{GS} = V _{DS} , I _D = 1 mA	3.0	–	5.0	V
R _{D(on)}	Static Drain to Source On Resistance	V _{GS} = 10 V, I _D = 20 A	–	64	82	mΩ
g _{FS}	Forward Transconductance	V _{DS} = 20 V, I _D = 20 A	–	24	–	S

DYNAMIC CHARACTERISTICS

C _{iss}	Input Capacitance	V _{DS} = 400 V, V _{GS} = 0 V, f = 1 MHz	–	3410	–	pF
C _{oss}	Output Capacitance		–	70	–	pF
C _{oss(eff.)}	Effective Output Capacitance	V _{DS} = 0 V to 400 V, V _{GS} = 0 V	–	722	–	pF
C _{oss(er.)}	Energy Related Output Capacitance	V _{DS} = 0 V to 400 V, V _{GS} = 0 V	–	126	–	pF
Q _{g(tot)}	Total Gate Charge at 10 V	V _{DS} = 400 V, I _D = 20 A, V _{GS} = 10 V (Note 4)	–	81	–	nC
	Gate to Source Gate Charge		–	24	–	nC
	Gate to Drain "Miller" Charge		–	32	–	nC
	ESR		f = 1 MHz	–	1.9	–

SWITCHING CHARACTERISTICS







t _{d(on)}	Turn-On Delay Time	V _{DD} = 400 V, I _D = 20 A, V _{GS} = 10 V, R _g = 4.7 Ω (Note 4)	–	31	–	ns
t _r	Turn-On Rise Time		–	29	–	ns
t _{d(off)}	Turn-Off Delay Time		–	76	–	ns
t _f	Turn-Off Fall Time		–	16	–	ns







SOURCE-DRAIN DIODE CHARACTERISTICS

I _S	Maximum Continuous Source to Drain Diode Forward Current	–	–	40	A	
I _{SM}	Maximum Pulsed Source to Drain Diode Forward Current	–	–	100	A	
V _{SD}	Source to Drain Diode Forward Voltage	V _{GS} = 0 V, I _{SD} = 20 A	–	–	1.3	V
t _{rr}	Reverse Recovery Time	V _{GS} = 0 V, I _{SD} = 20 A, dI _F /dt = 100 A/μs	–	108	–	ns
	Reverse Recovery Charge		–	410	–	nC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

4. Essentially independent of operating temperature typical characteristics.

TYPICAL CHARACTERISTICS


TYPICAL CHARACTERISTICS

Figure 7. Gate Charge Characteristics

Figure 8. Breakdown Voltage Variation vs. Temperature

Figure 9. On-Resistance Variation vs. Temperature

Figure 10. Maximum Safe Operating Area

Figure 11. Maximum Drain Current vs. Case Temperature

Figure 12. E_{OSS} vs. Drain-to-Source Voltage

TYPICAL CHARACTERISTICS




Figure 13. Normalized Power Dissipation vs. Case Temperature




Figure 14. Peak Current Capability




Figure 15. $R_{DS(on)}$ vs. Gate Voltage





Figure 16. Normalized Gate Threshold Voltage vs. Temperature



NOTE: Refer to Fairchild Application Notes AN7514 and AN7515

Figure 17. Unclamped Inductive Switching Capability

NVHL082N65S3F

TYPICAL CHARACTERISTICS




Figure 18. Transient Thermal Response




Figure 19. Gate Charge Test Circuit & Waveform




Figure 20. Resistive Switching Test Circuit & Waveforms




Figure 21. Unclamped Inductive Switching Test Circuit & Waveforms

NVHL082N65S3F






Figure 22. Peak Diode Recovery dv/dt Test Circuit & Waveforms



REVISION HISTORY

Revision	Description of Changes	Date
3	Document rebranded to onsemi format.	10/9/2025

This document has undergone updates prior to the inclusion of this revision history table. The changes tracked here only reflect updates made on the noted approval dates.

TO-247-3LD
CASE 340CX
ISSUE A


DATE 06 JUL 2020



NOTES: UNLESS OTHERWISE SPECIFIED.

- A. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS.
- B. ALL DIMENSIONS ARE IN MILLIMETERS.
- C. DRAWING CONFORMS TO ASME Y14.5 - 2009.
- D. DIMENSION A1 TO BE MEASURED IN THE REGION DEFINED BY L1.
- E. LEAD FINISH IS UNCONTROLLED IN THE REGION DEFINED BY L1.

DIM	MILLIMETERS		
	MIN	NOM	MAX
A	4.58	4.70	4.82
A1	2.20	2.40	2.60
A2	1.40	1.50	1.60
D	20.32	20.57	20.82
E	15.37	15.62	15.87
E2	4.96	5.08	5.20
e	~	5.56	~
L	19.75	20.00	20.25
L1	3.69	3.81	3.93
ØP	3.51	3.58	3.65
Q	5.34	5.46	5.58
S	5.34	5.46	5.58
b	1.17	1.26	1.35
b2	1.53	1.65	1.77
b4	2.42	2.54	2.66
c	0.51	0.61	0.71
D1	13.08	~	~
D2	0.51	0.93	1.35
E1	12.81	~	~
ØP1	6.60	6.80	7.00

GENERIC
MARKING DIAGRAM*

XXXXX = Specific Device Code
 A = Assembly Location
 Y = Year
 WW = Work Week
 G = Pb-Free Package

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "■", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98AON93302G	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.
DESCRIPTION:	TO-247-3LD	PAGE 1 OF 1

onsemi and Onsemi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, **ONSEMI**, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "**onsemi**" or its affiliates and/or subsidiaries in the United States and/or other countries. **onsemi** owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of **onsemi**'s product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. **onsemi** reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and **onsemi** makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation
onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at
www.onsemi.com/support/sales

