


SN54HC4066, TLC4066I SILICON-GATE CMOS QUADRUPLE BILATERAL ANALOG SWITCH

D2922, JANUARY 1986


- High Degree of Linearity
- High On-Off Output Voltage Ratio
- Low Crosstalk Between Switches
- Low On-State Impedance . . . Typically
30 Ohms at $V_{CC} = 12\text{ V}$
- Individual Switch Controls
- Extremely Low Input Current
- Functionally Interchangeable with National Semiconductor MM54/74HC4066, Motorola MC54/74HC4066, and RCA CD4066A

SN54HC4066 . . . J OR N PACKAGE
TLC4066I . . . D OR N PACKAGE

(TOP VIEW)



logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

description


The TLC4066 is a silicon-gate CMOS quadruple analog switch integrated circuit designed to handle both analog and digital signals. Each switch permits signals with amplitudes up to 12 volts peak to be transmitted in either direction.

Each switch section has its own enable input control. A high-level voltage applied to this control terminal turns on the associated switch section.

Applications include signal gating, chopping, modulation or demodulation (modem), and signal multiplexing for analog-to-digital and digital-to-analog conversion systems.

The SN54HC4066 is characterized for operation from -55°C to 125°C , and the TLC4066I is characterized from -40°C to 85°C .

logic diagram (positive logic)



PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

TEXAS
INSTRUMENTS
POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

Copyright © 1986, Texas Instruments Incorporated

2-651

2 HCMOS Devices

This Material Copyrighted By Its Respective Manufacturer

SN54HC4066, TLC4066I **SILICON-GATE CMOS QUADRUPLE BILATERAL ANALOG SWITCH**

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V _{CC}	SN54HC4066			TLC4066I			UNIT
				MIN	TYP†	MAX	MIN	TYP†	MAX	
r_{Son} On-state switch resistance		$I_S = 1 \text{ mA}$, $V_A = 0 \text{ to } V_{CC}$. See Figure 1	4.5 V		100	220		100	200	Ω
			9 V		50	110		50	105	
			12 V		30	90		30	85	
		$I_S = 1 \text{ mA}$, $V_A = 0 \text{ or } V_{CC}$. See Figure 1	2 V		120	240		120	215	
			4.5 V		50	120		50	100	
			9 V		35	80		35	75	
On-state switch resistance matching		$V_A = 0 \text{ to } V_{CC}$. See Figure 1	12 V		20	70		20	60	Ω
			4.5 V		10	20		10	20	
			9 V		5	15		5	15	
I_I Control input current		$V_I = 0 \text{ or } V_{CC}$	2 V							μA
			or 6 V			± 1			± 1	
			5.5 V		± 10	± 600		± 10	± 600	
I_{Soff} Off-state switch leakage current		$V_S = \pm V_{CC}$. See Figure 2	9 V		± 15	± 800		± 15	± 800	nA
			12 V		± 20	± 1000		± 20	± 1000	
			5.5 V		± 10	± 150		± 10	± 150	
I_{Son} On-state switch leakage current		$V_A = 0 \text{ or } V_{CC}$. See Figure 3	9 V		± 15	± 200		± 15	± 200	nA
			12 V		± 20	± 300		± 20	± 300	
			5.5 V		2	40		2	20	
I_{CC} Supply current		$V_I = 0 \text{ or } V_{CC}$. $I_O = 0$	9 V		8	160		8	80	μA
			12 V		16	320		16	160	
			2 V to 12 V		15			15		
C_i Input capacitance	A or B		2 V to 12 V		5	10		5	10	pF
	C									
C_f Feedthrough capacitance	A to B	$V_I = 0$	2 V to 12 V		5			5		pF

†All typical values are at $T_A = 25^\circ\text{C}$.

2
HCMS Devices

2

HC

CMOS

Devices

SN54HC4066, TLC4066I

SILICON-GATE CMOS QUADRUPLE BILATERAL ANALOG SWITCH

switching characteristics over recommended operating free-air temperature range, $C_L = 50\text{ pF}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	VCC	SN54HC4066			TLC4066I			UNIT
			MIN	TYP†	MAX	MIN	TYP†	MAX	
t _{pd}	Propagation delay time, A to B or B to A	See Figure 4	2 V	25	75	15	15	30	ns
			4.5 V	5	15	5	5	13	
			9 V	4	12	4	4	10	
			12 V	3	13	3	3	11	
t _{on}	Switch turn-on time	R _L = 1 kΩ, See Figures 5 and 6	2 V	32	150	32	32	125	ns
			4.5 V	8	30	8	8	25	
			9 V	6	18	6	6	15	
			12 V	5	15	5	5	13	
t _{off}	Switch turn-off time	R _L = 1 kΩ, See Figures 5 and 6	2 V	45	252	45	45	210	ns
			4.5 V	15	54	15	15	45	
			9 V	10	48	10	10	40	
			12 V	8	45	8	8	38	
f _{co}	Switch cutoff frequency (channel loss = 3 dB)		4.5 V	100		100			MHz
			9 V	120		120			
V _{OCF(PP)}	Control feedthrough voltage to any switch, peak to peak	See Figure 7	4.5 V	180				180	mV
	Frequency at which crosstalk attenuation between any two switches equals 50 dB	See Figure 8	4.5 V	1			1		MHz

† All typical values are at T_A = 25°C.

PARAMETER MEASUREMENT INFORMATION





FIGURE 1. ON-STATE RESISTANCE TEST CIRCUIT



$V_S = V_A - V_B$
 CONDITION 1: $V_A = 0, V_B = V_{CC}$
 CONDITION 2: $V_A = V_{CC}, V_B = 0$

FIGURE 2. OFF-STATE SWITCH LEAKAGE CURRENT TEST CIRCUIT

PARAMETER MEASUREMENT INFORMATION




FIGURE 3. ON-STATE SWITCH LEAKAGE CURRENT TEST CIRCUIT






FIGURE 4. PROPAGATION DELAY TIME, SIGNAL INPUT TO SIGNAL OUTPUT


2

HCMOS Devices

PARAMETER MEASUREMENT INFORMATION



TEST CIRCUIT



VOLTAGE WAVEFORMS

FIGURE 5. SWITCHING TIME (t_{PZL} , t_{PLZ}), CONTROL TO SIGNAL OUTPUT

PARAMETER MEASUREMENT INFORMATION





FIGURE 6. SWITCHING TIME (t_{PZH} , t_{PHZ}). CONTROL TO SIGNAL OUTPUT


2

HCMOS Devices

PARAMETER MEASUREMENT INFORMATION




TEST CIRCUIT



VOLTAGE WAVEFORMS

FIGURE 7. CONTROL FEEDTHROUGH VOLTAGE



NOTE: ADJUST f for $a_X = \frac{V_{O2}}{V_{O1}} = 50 \text{ dB}$.

FIGURE 8. CROSSTALK BETWEEN ANY TWO SWITCHES, TEST CIRCUIT