

FLASH MEMORY

MT28F002C5

FEATURES

- Five erase blocks:
 - 16KB boot block (protected)
 - Two 8KB parameter blocks
 - Two main memory blocks (96KB and 128KB)
- Top boot block organization
- Address access time: 80ns
- Industry-standard pinouts
- Automated write and erase algorithm
- Two-cycle WRITE/ERASE sequence
- TSOP packaging

OPTIONS

- Timing
 - 80ns access
- Boot Block Starting Address
 - Top
- Package
 - Plastic 40-pin TSOP Type 1 (10mm x 20mm) VG

MARKING

-8


T

Part Number Example:

MT28F002C5VG-8 T

PIN ASSIGNMENT (Top View)

40-Pin TSOP Type I



GENERAL DESCRIPTION

The MT28F002C5 (x8) is a nonvolatile, electrically block-erasable (flash), programmable read-only memory containing 2,097,152 bits. It is fabricated with Micron's advanced CMOS floating-gate process. Device operation and features of the MT28F002C5 are identical to the Smart 5 MT28F002B5, except the BIOS-optimized device is specified to operate at 5V V_{CC} and 12V V_{PP}, and it is available in a top boot configuration only. Due to process technology advances, 12V V_{PP} is supported for a maximum of 100 cycles and may be connected for up to 100 cumulative hours. For any operation, V_{CC} may

be at 5V. In addition, the WP# pin is a "Don't Care." For further information on device operation or features, refer to the MT28F002B5 data sheet.

System designers can easily accommodate multiple types of boot block flash by connecting the DC pin ("Don't Care") to V_{SS}. By doing this, a Micron Smart 5 device or the BIOS-optimized device can be used in the same socket without any further hardware or software changes.

Please refer to Micron's Web site (www.micron.com/flash/htmls/datasheets.html) for the latest data sheet.

PIN DESCRIPTIONS

TSOP PIN NUMBERS	SYMBOL	TYPE	DESCRIPTION
9	WE#	Input	Write Enable: Determines if a given cycle is a WRITE cycle. If WE# is LOW, the cycle is either a WRITE to the command execution logic (CEL) or to the memory array.
12	DC	Input	Don't Care: This pin can be left floating, can be tied to a control pin or can be tied to V _{SS} or V _{CC} ($\pm 10\mu\text{A}$ input leakage). It should be tied to V _{SS} to allow for compatibility with 2Mb Smart 5 boot block flash.
22	CE#	Input	Chip Enable: Activates the device when LOW. When CE# is HIGH, the device is disabled and goes into standby power mode.
10	RP#	Input	Reset/Power-Down: When LOW, RP# clears the status register, sets the internal state machine (ISM) to the array read mode and places the device in deep power-down mode. All inputs, including CE#, are "Don't Care," and all outputs are High-Z. RP# unlocks the boot block and overrides the condition of WP# when at V _{HH} (12V); RP# must be held at V _{IH} during all other modes of operation.
24	OE#	Input	Output Enable: Enables data output buffers when LOW. When OE# is HIGH, the output buffers are disabled.
21, 20, 19, 18, 17, 16, 15, 14, 8, 7, 36, 6, 5, 4, 3, 2, 1, 40	A0-A17	Input	Address Inputs: Select a unique location within the array.
25-28, 32-35	DQ0-DQ7	Input/Output	Data I/Os: Data output pins during any READ operation or data input pins during a WRITE. These pins are used to input commands to the CEL.
11	V _{PP}	Supply	Write/Erase Supply Voltage: From a WRITE or ERASE CONFIRM until completion of the WRITE or ERASE, V _{PP} must be at V _{PPH} (12V) ¹ . V _{PP} is "Don't Care" during all other operations.
30, 31	V _{CC}	Supply	Power Supply: +5V $\pm 10\%$.
23, 39	V _{SS}	Supply	Ground.
13, 29, 37, 38	NC	–	No Connect: These pins may be driven or left unconnected.

NOTE: 1. For SmartVoltage-compatible production programming, 12V V_{PP} is supported for a maximum of 100 cycles and may be connected for up to 100 cumulative hours.

ABSOLUTE MAXIMUM RATINGS*

Voltage on V _{CC} Supply	
Relative to V _{SS}	-0.5V to +6V**
Input Voltage	
Relative to V _{SS}	-0.5V to +6V**
V _{PP} Voltage Relative to V _{SS}	-0.5V to +12.6V†
RP# or A9 Pin Voltage	
Relative to V _{SS}	-0.5V to +12.6V†
Temperature Under Bias	-10°C to +80°C
Storage Temperature (plastic)	-55°C to +125°C
Power Dissipation	1W

*Stresses greater than those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**V_{CC} input and I/O pins may transition to -2V for <20ns and V_{CC} + 2V for <20ns.

†Voltage may pulse to -2V for <20ns and 14V for <20ns.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC READ OPERATING CONDITIONS

(0°C ≤ T_A ≤ +70°C)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	V _{CC}	4.5	5.5	V	1
Input High (Logic 1) Voltage, all inputs	V _{IH}	2	V _{CC} + 0.5	V	1
Input Low (Logic 0) Voltage, all inputs	V _{IL}	-0.5	0.8	V	1
Device Identification Voltage, A9	V _{ID}	11.4	12.6	V	1
V _{PP} Supply Voltage	V _{PP}	-0.5	12.6	V	1

DC OPERATING CHARACTERISTICS

(0°C ≤ T_A ≤ +70°C)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
OUTPUT VOLTAGE LEVELS (TTL)					
Output High Voltage (I _{OH} = -2.5mA)	V _{OH1}	2.4	–	V	1
Output Low Voltage (I _{OL} = 5.8mA)	V _{OL}	–	0.45	V	
OUTPUT VOLTAGE LEVELS (CMOS)					
Output High Voltage (I _{OH} = -100μA)	V _{OH2}	V _{CC} - 0.4	–	V	1
INPUT LEAKAGE CURRENT					
Any input (0V ≤ V _{IN} ≤ V _{CC}); All other pins not under test = 0V	I _L	-1	1	μA	
INPUT LEAKAGE CURRENT: A9 INPUT (11.4V ≤ A9 ≤ 12.6 = V _{ID})	I _{ID}	–	500	μA	
INPUT LEAKAGE CURRENT: RP# INPUT (11.4V ≤ RP# ≤ 12.6 = V _{HH})	I _{HH}	–	500	μA	
OUTPUT LEAKAGE CURRENT (D _{OUT} is disabled; 0V ≤ V _{OUT} ≤ V _{CC})	I _{oz}	-10	10	μA	

NOTE: 1. All voltages referenced to V_{SS}.

CAPACITANCE

($T_A = 25^\circ\text{C}$; $f = 1\text{ MHz}$)

PARAMETER/CONDITION	SYMBOL	MAX	UNITS	NOTES
Input Capacitance	C_i	8	pF	
Output Capacitance	C_o	12	pF	

READ AND STANDBY CURRENT DRAIN

($0^\circ\text{C} \leq T_A \leq +70^\circ\text{C}$)

PARAMETER/CONDITION	SYMBOL	MAX	UNITS	NOTES
READ CURRENT: TTL INPUT LEVELS ($\text{CE}\# = V_{IL}$; $\text{OE}\# = V_{IH}$; $f = 10\text{ MHz}$; Other inputs = V_{IL} or V_{IH} ; $\text{RP}\# = V_{IH}$)	I_{CC1}	55	mA	1, 2
READ CURRENT: CMOS INPUT LEVELS ($\text{CE}\# \leq 0.2V$; $\text{OE}\# \geq V_{CC} - 0.2V$; $f = 10\text{ MHz}$; Other inputs $\leq 0.2V$ or $\geq V_{CC} - 0.2V$; $\text{RP}\# \geq V_{CC} - 0.2V$)	I_{CC2}	50	mA	1, 2
STANDBY CURRENT: TTL INPUT LEVELS V_{CC} power supply standby current ($\text{CE}\# = \text{RP}\# = V_{IH}$; Other inputs = V_{IL} or V_{IH})	I_{CC3}	2	mA	
STANDBY CURRENT: CMOS INPUT LEVELS V_{CC} power supply standby current ($\text{CE}\# = \text{RP}\# = V_{CC} - 0.2V$)	I_{CC4}	130	μA	
DEEP POWER-DOWN CURRENT: V_{CC} SUPPLY ($\text{RP}\# = V_{SS} \pm 0.2V$)	I_{CC5}	20	μA	
STANDBY OR READ CURRENT: V_{PP} SUPPLY ($V_{PP} > 5.5V$)	I_{PP1}	50	μA	
STANDBY OR READ CURRENT: V_{PP} SUPPLY ($V_{PP} \leq 5.5V$)	I_{PP2}	± 10	μA	
DEEP POWER-DOWN CURRENT: V_{PP} SUPPLY ($\text{RP}\# = V_{SS} \pm 0.2V$)	I_{PP3}	5	μA	

READ TIMING PARAMETERS

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

($0^\circ\text{C} \leq T_A \leq +70^\circ\text{C}$; $V_{CC} = +5V \pm 10\%$)


AC CHARACTERISTICS		-8			
PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
READ cycle time	t_{RC}	80		ns	
Access time from $\text{CE}\#$	t_{ACE}		80	ns	3
Access time from $\text{OE}\#$	t_{AOE}		40	ns	3
Access time from address	t_{AA}		80	ns	
$\text{RP}\#$ HIGH to output valid delay	t_{RWH}		500	ns	
$\text{OE}\#$ or $\text{CE}\#$ HIGH to output in High-Z	t_{OD}		20	ns	
Output hold time from $\text{OE}\#$, $\text{CE}\#$ or address change	t_{OH}	0		ns	
$\text{RP}\#$ LOW pulse width	t_{RP}	60		ns	

- NOTE:**
1. I_{CC} is dependent on cycle rates.
 2. I_{CC} is dependent on output loading. Specified values are obtained with the outputs open.
 3. $\text{OE}\#$ may be delayed by t_{ACE} minus t_{AOE} after $\text{CE}\#$ falls before t_{ACE} is affected.

AC TEST CONDITIONS

Input pulse levels 0.4V to 2.4V
 Input rise and fall times <10ns
 Input timing reference level 0.8V and 2V
 Output timing reference level 0.8V and 2V
 Output load 1 TTL gate and $C_L = 100\text{pF}$

READ CYCLE



READ TIMING PARAMETERS

SYMBOL	-8		UNITS
	MIN	MAX	
t_{RC}	80		ns
t_{ACE}		80	ns
t_{AOE}		40	ns
t_{AA}		80	ns

SYMBOL	-8		UNITS
	MIN	MAX	
t_{RWH}		500	ns
t_{OD}		20	ns
t_{OH}	0		ns

RECOMMENDED DC WRITE/ERASE CONDITIONS

($0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$; $V_{CC} = +5V \pm 10\%$)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
V_{PP} WRITE/ERASE lockout voltage	V_{PPLK}	–	6.5	V	1
V_{PP} voltage during WRITE/ERASE operation	V_{PPH}	11.4	12.6	V	
Boot block unlock voltage	V_{HH}	11.4	12.6	V	
V_{CC} WRITE/ERASE lockout voltage	V_{LKO}	2	–	V	

WRITE/ERASE CURRENT DRAIN

($0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$; $V_{CC} = +5V \pm 10\%$)

PARAMETER/CONDITION	SYMBOL	MAX	UNITS	NOTES
BYTE WRITE CURRENT: V_{CC} SUPPLY	I_{CC8}	40	mA	
BYTE WRITE CURRENT: V_{PP} SUPPLY	I_{PP4}	25	mA	
ERASE CURRENT: V_{CC} SUPPLY	I_{CC9}	30	mA	
ERASE CURRENT: V_{PP} SUPPLY	I_{PP6}	40	mA	
ERASE SUSPEND CURRENT: V_{CC} SUPPLY (ERASE suspended)	I_{CC10}	10	mA	2
ERASE SUSPEND CURRENT: V_{PP} SUPPLY (ERASE suspended)	I_{PP7}	200	μA	

NOTE: 1. Absolute WRITE/ERASE protection when $V_{PP} \leq V_{PPLK}$.
2. Parameter is specified when device is not accessed. Actual current draw will be I_{CC10} plus read current if a READ is executed while the device is in erase suspend mode.

SPEED-DEPENDENT WRITE/ERASE AC TIMING CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS: WE#-CONTROLLED WRITES

(0°C ≤ T_A ≤ +70°C; V_{CC} = +5V ±10%)

AC CHARACTERISTICS		-8		UNITS	NOTES
PARAMETER	SYMBOL	MIN	MAX		
WRITE cycle time	t _{WC}	80		ns	
WE# HIGH pulse width	t _{WPH}	30		ns	
CE# HIGH pulse width	t _{CPH}	30		ns	
CE# pulse width	t _{CP}	50		ns	
WE# pulse width	t _{WP}	50		ns	
Address setup time to WE# HIGH	t _{AS}	50		ns	
Address hold time from WE# HIGH	t _{AH}	0		ns	
Data setup time to WE# HIGH	t _{DS}	50		ns	
Data hold time from WE# HIGH	t _{DH}	0		ns	
CE# setup time to WE# LOW	t _{CS}	0		ns	
CE# hold time from WE# HIGH	t _{CH}	0		ns	
V _{PP} setup time to WE# HIGH	t _{VPS}	200		ns	
RP# HIGH to WE# LOW delay	t _{RS}	2		μs	
RP# at V _{HH} setup time to WE# HIGH	t _{RHS}	200		ns	1
WRITE duration (WORD or BYTE WRITE)	t _{WED1}	6		μs	2
Boot BLOCK ERASE duration	t _{WED2}	300		ms	1, 2
Parameter BLOCK ERASE duration	t _{WED3}	300		ms	2
Main BLOCK ERASE duration	t _{WED4}	600		ms	2
WE# HIGH to busy status (SR7 = 0)	t _{WB}	200		ns	3
V _{PP} hold time from status data valid	t _{VPH}	0		ns	2
RP# at V _{HH} hold time from status data valid	t _{RHH}	0		ns	1
Boot block relock delay time	t _{REL}		100	ns	4

- NOTE:**
1. RP# should be held at V_{HH} until boot block WRITE or ERASE is complete.
 2. WRITE/ERASE times are measured to valid status register data (SR7 = 1).
 3. Polling status register before t_{WB} is met may falsely indicate WRITE or ERASE completion.
 4. t_{REL} is required to relock boot block after WRITE or ERASE to boot block.

SPEED-DEPENDENT WRITE/ERASE AC TIMING CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS: CE#-CONTROLLED WRITES

(0°C ≤ T_A ≤ +70°C; V_{CC} = +5V ±10%)

AC CHARACTERISTICS		-8		UNITS	NOTES
PARAMETER	SYMBOL	MIN	MAX		
WRITE cycle time	t _{WC}	80		ns	
WE# HIGH pulse width	t _{WPH}	30		ns	
CE# HIGH pulse width	t _{CPH}	30		ns	
CE# pulse width	t _{CP}	50		ns	
WE# pulse width	t _{WP}	50		ns	
Address setup time to CE# HIGH	t _{AS}	50		ns	
Address hold time from CE# HIGH	t _{AH}	0		ns	
Data setup time to CE# HIGH	t _{DS}	50		ns	
Data hold time from CE# HIGH	t _{DH}	0		ns	
WE# setup time to CE# LOW	t _{WS}	0		ns	
WE# hold time from CE# HIGH	t _{WH}	0		ns	
V _{PP} setup time to CE# HIGH	t _{VPS}	200		ns	
RP# HIGH to CE# LOW delay	t _{RS}	500		ns	
RP# at V _{HH} setup time to CE# HIGH	t _{RHS}	200		ns	1
WRITE duration (WORD or BYTE WRITE)	t _{WED1}	6		μs	2
Boot BLOCK ERASE duration	t _{WED2}	300		ms	1, 2
Parameter BLOCK ERASE duration	t _{WED3}	300		ms	2
Main BLOCK ERASE duration	t _{WED4}	600		ms	2
CE# HIGH to busy status (SR7 = 0)	t _{WB}	200		ns	3
V _{PP} hold time from status data valid	t _{VPH}	0		ns	2
RP# at V _{HH} hold time from status data valid	t _{RHH}	0		ns	1
Boot block relock delay time	t _{REL}		100	ns	4


- NOTE:**
1. RP# should be held at V_{HH} until boot block WRITE or ERASE is complete.
 2. WRITE/ERASE times are measured to valid status register data (SR7 = 1).
 3. Polling status register before t_{WB} is met may falsely indicate WRITE or ERASE completion.
 4. t_{REL} is required to relock boot block after WRITE or ERASE to boot block.

WRITE AND ERASE DURATION CHARACTERISTICS

PARAMETER	TYP	MAX	UNITS	NOTES
Boot/parameter BLOCK ERASE time	0.5	7	s	1
Main BLOCK ERASE time	1.5	14	s	1
Main BLOCK WRITE time (byte mode)	1	–	s	1, 2, 3

NOTE: 1. Typical values measured at $T_A = +25^{\circ}\text{C}$.
 2. Assumes no system overhead.
 3. Typical WRITE times use checkerboard data pattern.

WRITE/ERASE CYCLE **WE#-CONTROLLED WRITE/ERASE**




WRITE/ERASE TIMING PARAMETERS

SYMBOL	-8		UNITS
	MIN	MAX	
t_{WC}	80		ns
t_{WPH}	30		ns
t_{WP}	50		ns
t_{AS}	50		ns
t_{AH}	0		ns
t_{DS}	50		ns
t_{DH}	0		ns
t_{CS}	0		ns
t_{CH}	0		ns
t_{VPS}	200		ns

SYMBOL	-8		UNITS
	MIN	MAX	
t_{RS}	500		ns
t_{RHS}	200		ns
t_{WED1}	6		μs
t_{WED2}	300		ms
t_{WED3}	300		ms
t_{WED4}	600		ms
t_{WB}	200		ns
t_{VPH}	0		ns
t_{RHH}	0		ns

NOTE: 1. Address inputs are "Don't Care" but must be held stable.

WRITE/ERASE CYCLE **CE#-CONTROLLED WRITE/ERASE**




WRITE/ERASE TIMING PARAMETERS

SYMBOL	-8		UNITS
	MIN	MAX	
t_{WC}	80		ns
t_{CPH}	30		ns
t_{CP}	50		ns
t_{AS}	50		ns
t_{AH}	0		ns
t_{DS}	50		ns
t_{DH}	0		ns
t_{WS}	0		ns
t_{WH}	0		ns
t_{VPS}	200		ns

SYMBOL	-8		UNITS
	MIN	MAX	
t_{RS}	500		ns
t_{RHS}	200		ns
t_{WED1}	6		μ s
t_{WED2}	300		ms
t_{WED3}	300		ms
t_{WED4}	600		ms
t_{WB}	200		ns
t_{VPH}	0		ns
t_{RHH}	0		ns

NOTE: 1. Address inputs are "Don't Care" but must be held stable.

**40-PIN PLASTIC TSOP I
(10mm x 20mm)**



- NOTE:**
1. All dimensions in inches (millimeters) $\frac{\text{MAX}}{\text{MIN}}$ or typical where noted.
 2. Package width and length do not include mold protrusion; allowable mold protrusion is .01" per side.



8000 S. Federal Way, P.O. Box 6, Boise, ID 83707-0006, Tel: 208-368-3900
E-mail: prodmktg@micron.com, Internet: <http://www.micron.com>, Customer Comment Line: 800-932-4992
Micron is a registered trademark of Micron Technology, Inc.