



## **OPA121**

# Low Cost Precision *Difet*® OPERATIONAL AMPLIFIER

## **FEATURES**

LOW NOISE: 6nV/√Hz typ at 10kHz
 LOW BIAS CURRENT: 5pA max

LOW OFFSET: 2mV max
 LOW DRIFT: 3μV/°C typ

● HIGH OPEN-LOOP GAIN: 110dB min

 HIGH COMMON-MODE REJECTION: 86dB min

## **DESCRIPTION**

The OPA121 is a precision monolithic dielectrically-isolated FET (*Difet*®) operational amplifier. Outstanding performance characteristics are now available for low-cost applications.

Noise, bias current, voltage offset, drift, open-loop gain, common-mode rejection, and power supply rejection are superior to BIFET® amplifiers.

Very low bias current is obtained by dielectric isolation with on-chip guarding.


Laser-trimming of thin-film resistors gives very low offset and drift. Extremely low noise is achieved with new circuit design techniques (patented). A new cascode design allows high precision input specifications and reduced susceptibility to flicker noise.

Standard 741 pin configuration allows upgrading of existing designs to higher performance levels.

## **APPLICATIONS**

- OPTOELECTRONICS
- DATA ACQUISITION
- TEST EQUIPMENT
- MEDICAL EQUIPMENT
- RADIATION HARD EQUIPMENT

Case (TO-99) and Substrate



**Difet**®, Burr-Brown Corp.
BIFET®, National Semiconductor Corp.

International Airport Industrial Park

Mailing Address: PO Box 11400

Tel: (520) 746-1111

Mailing Address: PO Box 11400

Tel: (520) 746-1111

Tel: (520) 746-1111

Mailing Address: PO Box 11400

Tel: (520) 746-1111

Tel: (520) 746-1111

Mailing Address: PO Box 11400

Tel: (520) 746-1111

Tel: (520) 746-1111

Mailing Address: PO Box 11400

Mailing Address: PO Box 114

## **SPECIFICATIONS**

## **ELECTRICAL**

At  $V_{CC}$  =  $\pm 15$ VDC and  $T_A$  = +25°C unless otherwise noted. Pin 8 connected to ground.

			OPA121KM			OPA121KP, KU			
PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS	
INPUT									
Voltage, $f_O$ = 10Hz $f_O$ = 100Hz $f_O$ = 100Hz $f_O$ = 10kHz $f_B$ = 10Hz to 10kHz $f_B$ = 0.1Hz to 10 Hz Current, $f_B$ = 0.1Hz to 10Hz	(1) (1) (1) (1) (1) (1) (1)		40 15 8 6 0.7 1.6			50 18 10 7 0.8 2 21		nV/√Hz nV/√Hz nV/√Hz nV/√Hz μVrms μVp-p fA, p-p	
f <sub>O</sub> = 0.1Hz thru 20kHz  OFFSET VOLTAGE <sup>(2)</sup>	(1)		0.8			1.1		fA/√Hz	
Input Offset Voltage Average Drift Supply Rejection	$V_{CM} = 0 VDC$ $T_A = T_{MIN} \text{ to } T_{MAX}$	86	±0.5 ±3 104 ±6	±2 ±10 ±50	86	±0.5 ±3 104 ±6	±3 ±10 ±50	mV μV/°C dB μV/V	
BIAS CURRENT <sup>(2)</sup> Input Bias Current	V <sub>CM</sub> = 0VDC Device Operating		±1	±5		±1	±10	pA	
OFFSET CURRENT <sup>(2)</sup> Input Offset Current	V <sub>CM</sub> = 0VDC Device Operating		±0.7	±4		±0.7	±8	pA	
IMPEDANCE Differential Common-Mode			10 <sup>13</sup>    1 10 <sup>14</sup>    3			10 <sup>13</sup>    1 10 <sup>14</sup>    3		Ω    pF Ω    pF	
VOLTAGE RANGE Common-Mode Input Range Common-Mode Rejection	V <sub>IN</sub> = ±10VDC	±10 86	±11 104		±10 82	±11 100		V dB	
OPEN-LOOP GAIN, DC Open-Loop Voltage Gain	$R_L \ge 2k\Omega$	110	120		106	114		dB	
FREQUENCY RESPONSE Unity Gain, Small Signal Full Power Response Slew Rate Settling Time, 0.1% 0.01% Overload Recovery, 50% Overdrive(3)	$20 \text{Vp-p, } R_L = 2k\Omega$ $\text{V}_O = \pm 10 \text{V, } R_L = 2k\Omega$ $\text{Gain = -1, } R_L = 2k\Omega$ $10 \text{V Step}$ $\text{Gain = -1}$		2 32 2 6 10			2 32 2 6 10		MHz kHz V/μs μs μs	
RATED OUTPUT Voltage Output Current Output Output Resistance Load Capacitance Stability Short Circuit Current	$R_L = 2k\Omega$ $V_O = \pm 10 \text{VDC}$ $DC, Open Loop$ $Gain = +1$	±11 ±5.5	±12 ±10 100 1000 40		±11 ±5.5	±12 ±10 100 1000 40		V mA Ω pF mA	
POWER SUPPLY Rated Voltage			±15			±15		VDC	
Voltage Range, Derated Performance Current, Quiescent	I <sub>O</sub> = 0mADC	±5	2.5	±18 4	±5	2.5	±18 4.5	VDC VDC mA	
TEMPERATURE RANGE Specification Operating Storage θ Junction-Ambient	Ambient Temperature Ambient Temperature Ambient Temperature	0 -40 -65	200	+70 +85 +150	0 -25 -55	150 <sup>(4)</sup>	+70 +85 +125	°C °C °C/W	

NOTES: (1) Sample tested. (2) Offset voltage, offset current, and bias current are specified with the units fully warmed up. (3) Overload recovery is defined as the time required for the output to return from saturation to linear operation following the removal of a 50% input overdrive. (4) 100°C/W for KU grade.

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.



## **ELECTRICAL (FULL TEMPERATURE RANGE SPECIFICATIONS)**

At  $V_{CC}$  =  $\pm 15 VDC$  and  $T_A$  =  $T_{MIN}$  to  $T_{MAX}$  unless otherwise noted.

			OPA121KM		-	PA121KP, KU			
PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS	
TEMPERATURE RANGE Specification Range	Ambient Temperature	0		+70	0		+70	°C	
INPUT OFFSET VOLTAGE(1) Input Offset Voltage Average Drift Supply Rejection	V <sub>CM</sub> = 0VDC	82	±1 ±3 94 ±20	±3 ±10 ±80	82	±1 ±3 94 ±20	±5 ±10 ±80	mV μV/°C dB μV/V	
BIAS CURRENT <sup>(1)</sup> Input Bias Current	V <sub>CM</sub> = 0VDC Device Operating		±23	±115		±23	±250	pA	
OFFSET CURRENT <sup>(1)</sup> Input Offset Current	V <sub>CM</sub> = 0VDC Device Operating		±16	±100		±16	±200	pA	
VOLTAGE RANGE Common-Mode Input Range Common-Mode Rejection	V <sub>IN</sub> = ±10VDC	±10 82	±11 98		±10 80	±11 96		V dB	
OPEN-LOOP GAIN, DC Open-Loop Voltage Gain	$R_L \ge 2k\Omega$	106	116		100	110		dB	
RATED OUTPUT Voltage Output Current Output Short Circuit Current	$R_{L} = 2k\Omega$ $V_{O} = \pm 10VDC$ $V_{O} = 0VDC$	±10.5 ±5.25 10	±11 ±10 40		±10.5 ±5.25 10	±11 ±10 40		V mA mA	
POWER SUPPLY Current, Quiescent	I <sub>O</sub> = 0mADC		2.5	4.5		2.5	5	mA	

NOTE: (1) Offset voltage, offset current, and bias current are measured with the units fully warmed up.

#### **ABSOLUTE MAXIMUM RATINGS**

Supply	
Internal Power Dissipation <sup>(1)</sup>	
Differential Input Voltage	±36VDC
Input Voltage Range	±18VDC
Storage Temperature Range	
M package	–65°C to +150°C
P, U packages	–55°C to +125°C
Operating Temperature Range	
M package	40°C to +85°C
P, U packages	–25°C to +85°C
Lead Temperature	
M, P packages (soldering, 10s)	+300°C
U package (soldering, 3s)	+260°C
Output Short-Circuit Duration(2)	
Junction Temperature	

NOTES: (1) Packages must be derated based on  $\theta_{JA} = 150^{\circ}\text{C/W}$  (P package);  $\theta_{JA} = 200^{\circ}\text{C/W}$  (M package);  $\theta_{JA} = 100^{\circ}\text{C/W}$  (U package). (2) Short circuit may be to power supply common only. Rating applies to +25°C ambient. Observe dissipation limit and  $T_{J}$ .

## **PACKAGE INFORMATION**


MODEL	PACKAGE	PACKAGE DRAWING NUMBER <sup>(1)</sup>
OPA121KM	TO-99	001
OPA121KP	8-Pin Plastic DIP	006
OPA121KU	8-Pin SOIC	182


NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book.

#### **ORDERING INFORMATION**

MODEL	PACKAGE	TEMPERATURE RANGE
OPA121KM	TO-99	0°C to +70°C
OPA121KP	8-Pin Plastic DIP	0°C to +70°C
OPA121KU	8-Pin SOIC	0°C to +70°C


#### **CONNECTION DIAGRAMS**








## **TYPICAL PERFORMANCE CURVES**


 $T_A$  = +25°C,  $V_{CC}$  = ±15VDC unless otherwise noted.



















## TYPICAL PERFORMANCE CURVES (CONT)

 $T_A = +25$ °C,  $V_{CC} = \pm 15$ VDC unless otherwise noted.







## **APPLICATIONS INFORMATION**

## **OFFSET VOLTAGE ADJUSTMENT**

The OPA121 offset voltage is laser-trimmed and will require no further trim for most applications. As with most amplifiers, externally trimming the remaining offset can change drift performance by about  $0.3\mu V/^{\circ}C$  for each  $100\mu V$  of adjusted offset. Note that the trim (Figure 1) is similar to operational amplifiers such as 741 and AD547. The OPA121 can replace most BIFET amplifiers by leaving the external null circuit unconnected.

#### INPUT PROTECTION

Conventional monolithic FET operational amplifiers require external current-limiting resistors to protect their inputs against destructive currents that can flow when input FET gate-to-substrate isolation diodes are forward-biased. Most BIFET amplifiers can be destroyed by the loss of  $-V_{\rm CC}$ .

Unlike BIFET amplifiers, the **Difet** OPA121 requires input current limiting resistors only if its input voltage is greater




FIGURE 1. Offset Voltage Trim.

than 6V more negative than  $-V_{CC}$ . A  $10k\Omega$  series resistor will limit input current to a safe level with up to  $\pm 15V$  input levels even if both supply voltages are lost.

Static damage can cause subtle changes in amplifier input characteristics without necessarily destroying the device. In precision operational amplifiers (both bipolar and FET types),

BURR-BROWN®

this may cause a noticeable degradation of offset voltage and drift.

Static protection is recommended when handling any precision IC operational amplifier.

#### **GUARDING AND SHIELDING**

As in any situation where high impedances are involved, careful shielding is required to reduce "hum" pickup in input leads. If large feedback resistors are used, they should also be shielded along with the external input circuitry.

Leakage currents across printed circuit boards can easily exceed the bias current of the OPA121. To avoid leakage problems, it is recommended that the signal input lead of the OPA121 be wired to a Teflon<sup>TM</sup> standoff. If the OPA121 is to be soldered directly into a printed circuit board, utmost care must be used in planning the board layout. A "guard" pattern should completely surround the high-impedance input leads and should be connected to a low-impedance point which is at the signal input potential.

The amplifier case should be connected to any input shield or guard via pin 8. This insures that the amplifier itself is fully surrounded by guard potential, minimizing both leakage and noise pickup (see Figure #2).

If guarding is not required, pin 8 (case) should be connected to ground.

#### BIAS CURRENT CHANGE VERSUS COMMON-MODE VOLTAGE

The input bias currents of most popular BIFET operational amplifiers are affected by common-mode voltage (Figure 3). Higher input FET gate-to-drain voltage causes leakage and ionization (bias) currents to increase. Due to its cascode input stage, the extremely-low bias current of the OPA121 is not compromised by common-mode voltage.

Teflon<sup>TM</sup> E.I. du Pont de Nemours & Co.




FIGURE 2. Connection of Input Guard.




FIGURE 3. Input Bias Current vs Common-Mode Voltage.





i.com 12-Feb-2009

#### **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
OPA121KM	OBSOLETE	TO-99	LMC	8		TBD	Call TI	Call TI
OPA121KM3	OBSOLETE	TO-99	LMC	8		TBD	Call TI	Call TI
OPA121KP	OBSOLETE	PDIP	Р	8		TBD	Call TI	Call TI
OPA121KP4	OBSOLETE	PDIP	Р	8		TBD	Call TI	Call TI
OPA121KU	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
OPA121KU/2K5	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
OPA121KU/2K5G4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
OPA121KUE4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## PACKAGE MATERIALS INFORMATION

www.ti.com 20-Apr-2009


## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



## \*All dimensions are nominal

Device	Packa Typ	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
OPA121KU	/2K5 SOI	D D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

www.ti.com 20-Apr-2009



#### \*All dimensions are nominal

ĺ	Device	Package Type	Package Drawing	Pins SPQ		Length (mm)	Width (mm)	Height (mm)	
	OPA121KU/2K5	SOIC	D	8	2500	346.0	346.0	29.0	

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

**Applications Products Amplifiers** amplifier.ti.com Audio www.ti.com/audio Data Converters Automotive www.ti.com/automotive dataconverter.ti.com DLP® Products Broadband www.dlp.com www.ti.com/broadband DSP Digital Control dsp.ti.com www.ti.com/digitalcontrol Clocks and Timers www.ti.com/clocks Medical www.ti.com/medical Military Interface www.ti.com/military interface.ti.com Optical Networking Logic logic.ti.com www.ti.com/opticalnetwork Power Mgmt power.ti.com Security www.ti.com/security Telephony Microcontrollers microcontroller.ti.com www.ti.com/telephony Video & Imaging www.ti-rfid.com www.ti.com/video RF/IF and ZigBee® Solutions www.ti.com/lprf Wireless www.ti.com/wireless

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2009, Texas Instruments Incorporated