

# M62320GP

# 8-bit I/O Expander for I<sup>2</sup>C BUS

REJ03D0909-0100 Rev.1.00 Mar 25, 2008

## **Description**

The M62320GP is a CMOS 8-bit I/O expander, which has serial to parallel and parallel to serial data converting functions.

It can communicate with a microcontroller via few wiring thanks to the adoption of the two-line I<sup>2</sup>C BUS.

Parallel data I/O terminal can be set to input or output mode alternatively in individual bits.

Maximum 8 ICs can be connected to a bus by using three chip-select pins, so that it is possible to handle up to 64 bits data.

### **Features**


- Simple two-line (SCL and SDA) communication with a microcontroller.
- 8-bit data conversion between serial and parallel by I<sup>2</sup>C BUS.
- Built-in power-on reset.

## **Application**


I/O port expansion for a microcontroller.

Data conversion between serial and parallel in microcontroller peripherals.

## **Block Diagram**



## **Pin Arrangement**



## **Pin Description**

Pin No.	Pin Name	I/O	Function
2	SCL	Input	Serial clock input
3	SDA	Input/Output	Serial data input/output
1	SO	Output	Serial data output
16	CS0	Input	Chip select data input
15	CS1		
14	CS2		
4	D0	Input/Output	Parallel data input/output
5	D1		
6	D2		
7	D3		
9	D4		
10	D5		
11	D6		
12	D7		
13	V <sub>DD</sub>	_	Power supply
8	GND	_	GND

## **Absolute Maximum Ratings**

Item	Symbol	Ratings	Unit	Conditions
Supply voltage	$V_{DD}$	-0.3 to +7.0	V	
Input voltage	VI	$-0.3$ to $V_{DD} + 0.3$	V	
Output voltage	Vo	-0.3 to V <sub>DD</sub> + 0.3	V	
Output current "Low"	I <sub>OH</sub>	-5 to 0	mA	D0 to D7
Output current "High"	I <sub>OL</sub>	0 to 30	mA	D0 to D7
Power dissipation	Pd	761	mW	Ta = 25°C
Operating temperature	Topr	-20 to +85	°C	
Storage temperature	Tstg	-40 to +125	°C	

## **Recommended Operating Conditions**

 $\begin{array}{ll} \bullet & \text{Supply voltage:} & V_{DD} = 3 \text{V to } 5.5 \text{ V} \\ \bullet & \text{Input high voltage:} & V_{IH} = 0.7 \text{ } V_{DD} \text{ to } V_{DD} \\ \bullet & \text{Input low voltage:} & V_{IL} = 0 \text{ to } 0.2 \text{ } V_{DD} \\ \end{array}$ 

## **Electrical Characteristics**

 $(V_{DD} = 5 \text{ V} \pm 10\%, \text{ GND} = 0 \text{ V}, \text{ Ta} = -20 \text{ to } +85^{\circ}\text{C}, \text{ unless otherwise noted})$ 


		Limits			
Symbol	Min	Тур	Max	Unit	Conditions
I <sub>DD</sub>	_	0.05	0.5	mA	$V_{IH} = V_{DD}, V_{IL} = GND,$ $f_{SCL} = 400 \text{ kHz}$
	_	0.1	1.0	μА	$V_{IH} = V_{DD}, V_{IL} = GND,$ $f_{SCL} = stop$
I <sub>ILK</sub>	-10	_	10	μΑ	
V <sub>OL</sub>	_	_	0.4	V	Isink = 3 mA
V <sub>IH</sub>	0.7 V <sub>DD</sub>	_	$V_{DD}$	V	
V <sub>IL</sub>	_	_	0.2 V <sub>DD</sub>	V	
V <sub>OH</sub>	V <sub>DD</sub> – 0.4	_	$V_{DD}$	V	$I_{OH} = -1 \text{ mA}, V_{DD} = 5 \text{ V}$
	$V_{DD} - 0.4$	_	$V_{DD}$		$I_{OH} = -500 \mu A, V_{DD} = 3 V$
V <sub>OL</sub>	0	_	0.4	V	$I_{OL} = 5 \text{ mA}, V_{DD} = 5 \text{ V}$
	0	_	0.4		$I_{OL} = 2.5 \text{ mA}, V_{DD} = 3 \text{ V}$
I <sub>OL</sub>	5	10	_	mA	$V_{OL} = 0.4 \text{ V}, V_{DD} = 5 \text{ V}$
	2.5	5	_		$V_{OL} = 0.4 \text{ V}, V_{DD} = 3 \text{ V}$
	15	25	_		V <sub>OL</sub> = 1.0 V, V <sub>DD</sub> = 5 V
	5	10	_		V <sub>OL</sub> = 1.0 V, V <sub>DD</sub> = 3 V
	I <sub>ILK</sub> V <sub>OL</sub> V <sub>IH</sub> V <sub>OH</sub> VOL	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$

## I<sup>2</sup>C BUS Characteristics

		Lir	nits	
Item	Symbol	Min	Max	Unit
SCL clock frequency	f <sub>SCL</sub>	0	100	kHz
Free time: the bus must be free before a new transmission can start	t <sub>BUF</sub>	4.7	_	μS
Hold time START Condition	t <sub>HD:STA</sub>	4.0	_	μS
After this period, the first clock pulse is generated.				
Low period of the clock	t <sub>LOW</sub>	4.7	_	μS
High period of the clock	t <sub>HIGH</sub>	4.0	_	μS
Set-up time for START condition	t <sub>SU:STA</sub>	4.7	_	μS
Only relevant for a repeated START condition				
Data Hold time	t <sub>HD:DAT</sub>	0	_	μS
Data Set-up time	t <sub>SU:DAT</sub>	250	_	ns
Rise time of SDA and SCL signals	t <sub>R</sub>	_	1000	ns
Fall time of SDA and SCL signals	t <sub>F</sub>	_	300	ns
Set-up time for STOP condition	t <sub>SU:STO</sub>	4.0	_	μS

Note: Transmitter must internally provide at least a hold time to bridge the undefined region (300 ns max) of the falling edge of SCL.

## **Timing Chart**



### **Functional Blocks**

#### I<sup>2</sup>C BUS Interface

The I<sup>2</sup>C BUS interface recognizes start/stop conditions, a slave address and a write/read mode selection by receiving SDA, SCL, CS0, CS1 and CS2 signals and then the latch pulses, dedicated to each data latch are generated.

#### **Data Latch**

This IC has 3 types of data latch: the I/O setting data latch, the input data latch and the output data latch and each latch is controlled by the I<sup>2</sup>C BUS interface.

#### • I/O setting data latch

These latches set input- or output-state of each parallel data terminals (D0 to D7). They are set at the next byte after receiving the slave address byte in the write mode from the master. In case this latch is set to high, the data is transferred from the  $I^2C$  BUS interface to the parallel data terminals. In the opposite transmission: from the parallel data terminals to the  $I^2C$  BUS, it is set to low.

#### • Output data latch

In the write mode, the data from the  $I^2C$  BUS to the parallel data terminals is latched. When the master transmits output data after a setting in write mode, the output data is taken into the latches.

#### • Input data latch

In the read mode, the data of parallel data terminals is latched in the input data latches. The input data is taken into the latches from the parallel data terminals on every 8th negative edge of SCL clock. The latched data is output to the master through the sift resistor. On the output terminal assigned by the I/O setting latch, the input data latch takes the state of the output terminal.

### **Parallel Input/Output Port**

In case I/O setting latch is set to low (the input mode), each parallel terminal becomes hi-impedance and is able to accept an input. In another case I/O setting latch is set to high (output mode), each parallel terminal output a data according to the state of the output data latch.

#### **Power on Reset**

When power is turned on, each latch is reset and then the parallel data I/O terminals become hi-impedance (input mode).

## **Digital Data Format**

1. Write mode: I<sup>2</sup>C BUS data input to parallel data output



2. Read mode: Parallel data input to I<sup>2</sup>C BUS data output

First La								₋ast					
S	Slave address	W	Α	8-bit data	Α	8-bit data	Α	8-bit data	Α		8-bit data	Ā	Р
	Transmission from Master (MCLLetc.) to Slave (M62320GP)												

Transmission from Master (MCU etc.) to Slave (M62320GP

Transmission from Slave (M62320GP) to Master (MCU etc.)

• S: Start condition

While SCL level is high, SDA line level should be changed from high to low.

Slave address




Note: Lower three bits (A0, A1, A2) are a programmable address. This IC is accessed only when the lower 3 bits data of slave address coincide with the data of CS0 to CS2. (refer to the right table)

Chip select data

MSB		LSB			
A2	A1	A0	CS2	CS1	CS0
0	0	0	L	L	L
0	0	1	L	L	Н
0	1	0	L	Н	L
:	:	:	:	:	:
1	1	1	Н	Н	Н

Note: L = Low, H = High


- W: Write (SDA = Low), R: Read (SDA = High)
- A: Acknowledge bit
- I/O setting data (I/O setting of parallel data I/O terminals.)



Note: DATA INPUT from parallel data terminals = Low DATA OUTPUT to parallel data terminals = High

Each bit data corresponds to the I/O state of the parallel data terminals.

• 8-bit data



• P: Stop condition

While SCL level is high, SDA level should be changed from low to high.

## **Functional Description**


All parallel data I/O terminals are set to the input-state after power-on. In case any terminals need to be set to the output state, the corresponding terminals should be set during the write mode. This setting is hold until a next setting.

In the write mode, 8 bits data can be transmitted from the  $I^2C$  BUS interface to the parallel ports continually after the slave address and I/O setting.

In the read mode, 8 bits data can be transmitted from the parallel ports to the I<sup>2</sup>C BUS interface continually after the slave address setting.


In the case of a changing between the write-and read-mode, the data must be transmitted again from the starting condition.

• In a case of a data conversion from serial to parallel.




• In a case of a data conversion from parallel to serial.

All I/O setting resistors are set to low (input) in the write mode, before a parallel data is read. (All I/O setting resistors are set to the input mode after power-on).



In case the I/O setting is different between each terminals.
 An example: the parallel port terminals of D0 to D3 and D4 to D7 are assigned as output and input terminals, respectively.



#### Write mode

The terminal assigned as an output provides the data written in the output data latch.

After power-on, all terminals are reset to the input-state. Then an initial data low of the output latch are output after the I/O setting has been done. Finally the assigned output are provided after the 8-bit data transmission.


The terminal assigned as an input keeps the input condition (high-impedance) regardless of 8-bit data setting.

#### · Read mode

The input data is taken into the input latch on every 8th negative-going edge of the SCL clock through the terminal assigned as an input, and then the latched data is output via the SDA line.

The data of the output assigned terminal is also handled in the same procedures as above.


## **Typical Application**



## **Precaution for Use**

• Purchase of Renesas's I<sup>2</sup>C components conveys a license under the Philips I<sup>2</sup>C Patent Rights to use these components an I<sup>2</sup>C system, provided that the system conforms to I<sup>2</sup>C Standard Specification as defined by Philips.

## **Package Dimensions**



### Renesas Technology Corp. sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

- Renesas lechnology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan Notes:

  1. This document is provided for reference purposes only so that Renesas customers may select the appropriate Renesas products for their use. Renesas neither makes warrantes or representations with respect to the accuracy or completeness of the information in this document nor grants any license to any intellectual property girbs to any other rights of representations with respect to the information in this document in this document of the purpose of the respect of the information in this document in the product data, diagrams, charts, programs, algorithms, and application circuit examples.

  3. You should not use the products of the technology described in this document for the purpose of military use. When exporting the products or technology described herein, you should follow the applicable export control laws and regulations, and procedures required by such laws and regulations, and procedures required to change without any plan protein. Before purchasing or using any Renesas products listed in this document, in the development is satisfied. The procedure is such as the development of the dev



## **RENESAS SALES OFFICES**

http://www.renesas.com

Refer to "http://www.renesas.com/en/network" for the latest and detailed information.

### Renesas Technology America, Inc.

450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.
Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology (Shanghai) Co., Ltd.
Unit 204, 205, AZIACenter, No.1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120 Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7858/7898

Renesas Technology Hong Kong Ltd.
7th Floor, North Tower, World Finance Centre, Harbour City, Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2377-3473

**Renesas Technology Taiwan Co., Ltd.** 10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 3518-3399

Renesas Technology Singapore Pte. Ltd.
1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001

Renesas Technology Korea Co., Ltd. Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145

Renesas Technology Malaysia Sdn. Bhd
Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: <603> 7955-9390, Fax: <603> 7955-9510