



Features

330MHz Buffered Video Switches/ Crosspoint Building Blocks

General Description

The MAX4111/MAX4121/MAX4221 wideband video switches are optimized for high-definition, broadcastquality, composite (HDTV, NTSC, PAL, SECAM, and RGB) video switching arrays. Their open-loop buffer amplifiers offer 0.1dB gain flatness to 150MHz. They operate from ±5V supplies and feature differential phase and gain error of only 0.01°/0.01%, respectively. The ultra-low switching glitch (13mV) is positive to avoid confusion with any sync pulse.

Ideal as building blocks in large arrays, these devices feature a constant, high input impedance and a disable function that puts the outputs into a high-impedance state and reduces the operating current to only 250µA. The open-loop architecture allows the outputs to drive capacitive loads without oscillation. Other key features include -92dB crosstalk and -78dB isolation (MAX4121).

The MAX4111/MAX4121/MAX4221 are offered in narrow plastic DIP and SO packages. See the table below for key features:

PART	DESCRIPTION	PINS
MAX4111	SPST, single-input, single-output switch	8
MAX4121	SPDT, 2-input, single-output switch	8
MAX4221	Dual, SPDT, 2-input, single-output switch	16

Applications

Video-Router and Crosspoint Arrays Broadcast/HDTV-Quality Color Signal Multiplexing RF and IF Routing Graphics Color-Signal Routing Telecom Routing Data Acquisition


♦ -3dB Bandwidth of 330MHz

- ♦ 0.1dB Gain Flatness of 150MHz
- ♦ 700V/µs Slew Rate
- ♦ 0.01°/0.01% Differential Phase/Gain
- ♦ Low Power: 5.5mA Max
- ♦ -92dB Crosstalk and -78dB Off Isolation at 30MHz
- **♦ High-Z Outputs when Disabled**
- **♦ 3pF Input Capacitance**
- **♦ Ultra-Low Switching Glitch**
- ♦ On-Board Control Logic

Ordering Information

MAX4111CSA 0°C to +70°C 8 SO MAX4121CSA 0°C to +70°C 8 SO MAX4221CSF 0°C to +70°C 16 Narrow SO	PART	TEMP. RANGE	PIN-PACKAGE
	MAX4111CSA	0°C to +70°C	8 SO
MAX4221CSF 0°C to +70°C 16 Narrow SO	MAX4121CSA	0°C to +70°C	8 SO
	MAX4221CSE	0°C to +70°C	16 Narrow SO

Pin Configurations/Functional Diagrams



/VIXI/VI

Maxim Integrated Products 1

ABSOLUTE MAXIMUM RATINGS

Supply Voltages	Con
VCC+6V	8
VEE6V	10
V _{CC} -V _{EE} +12V	Оре
Analog Input Voltage(VEE - 0.3V) to (VCC + 0.3V)	Stor
Digital Input Voltage0.3V to (V _{CC} + 0.3V)	June
Duration of Short Circuit to GroundContinuous	Lea

Continuous Power Dissipation ($T_A = +70$ °C)	
8-Pin SO (derate 5.88mW/°C above +70°C)	471mW
16-Pin Narrow SO (derate 8.70mW/°C above +70	°C)696mW
Operating Temperature Range	0°C to +70°C
Storage Temperature Range65°	°C to +160°C
Junction Temperature	+150°C
Lead Temperature (soldering, 10sec)	+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

 $(V_S=\pm5V, -2.5V \le V_{IN} \le +2.5V, R_L=5k\Omega, C_L \le 5pF, T_A=0^{\circ}C \text{ to } +70^{\circ}C, \text{ unless otherwise noted. Typical values are at } T_A=+25^{\circ}C.)$

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
DC PARAMETERS							
Operating Supply Voltage	Vs			±4.5	±5.0	±5.5	V
Operating Supply Current	ICC, IEE	Per channel	$T_A = +25^{\circ}C$		4.0	5.5	mA
Operating Supply Current	ICC, IEE	rei Chaillei	TA = TMIN to TMAX			6.5	IIIA
Disabled Supply Current	ICC, IEE	MAX4111/MAX4121			150	200	μΑ
Disabled Supply Current	ICC, IEE	MAX4221			250	350	1 μΑ
Input Voltage Range	V _{IN}			±2.5			V
Input Bias Current	IB	VIN = OV	Channel selected		±2.5	±4.0	0 μΑ
mpat Blas Garrent	1.0		Channel disabled		±0.02		μ΄
Input Resistance	Channel selected R _{IN}				0.4		ΜΩ
·		Channel disabled			100		
Input Capacitance	CIN	V _{IN} = 0V, channel enabled or disabled			3		pF
Output Offset Voltage	Vos	$T_A = +25^{\circ}C$			±5	±10	l mV
		$T_A = T_{MIN}$ to T_{MAX}				±15	
Power-Supply Rejection Ratio	PSRR	$V_S = \pm 4.5 V \text{ to } \pm 5.5 V$		50			dB
Voltage Gain	Av	VIN = ±2.5V	$T_A = +25^{\circ}C$	0.98		1.0	
voltage Calif	, , ,	VIIV ±2.0 V	TA = TMIN to TMAX	0.97		1.0	.,,,
Output Resistance	Rout	f = DC to 50MHz			20		Ω
Disabled Output Current	IOUT(OFF)	Vout = 0V			10		nA
Disabled Output Resistance	Rout(off)				30		MΩ
Disabled Output Capacitance	Cout(off)				5		рF
Logic Input High Voltage	VINH	$V_S = \pm 4.5 V \text{ to } \pm 5.5 V$		2.0			V
Logic Input Low Voltage	VINL	$V_S = \pm 4.5 V \text{ to } \pm 5.5 V$				0.8	V
Logic Input High Current	linh	$V_S = \pm 4.5 V \text{ to } \pm 5.5 V$				10	μΑ
Logic Input Low Current	I _{INL}	$V_S = \pm 4.5 V \text{ to } \pm 5.5 V$				10	μΑ

ELECTRICAL CHARACTERISTICS

 $(V_S=\pm5V, -2.5V \leq V_{IN} \leq +2.5V, R_L=5k\Omega, C_L \leq 5pF, T_A=0^{\circ}C \text{ to } +70^{\circ}C, \text{ unless otherwise noted. Typical values are at } T_A=+25^{\circ}C.)$


PARAMETER	SYMBOL	CONDITIONS		MIN TYP	MAX	UNITS
AC PARAMETERS				'		
Slew Rate	SR	$V_{OUT} = 5Vp-p$		700	700	
Siew Rate	SR	Vout = 1.4Vp-p		500		V/µs
Full-Power Bandwidth	FPBW	V _{IN} = 1.4Vp-p		110		N 41.1-
(Note 1)	FPBW	V _{IN} = 5Vp-p		45		MHz
-3dB Bandwidth	f _{3dB}	$V_{IN} = 0.1Vp-p$		330		MHz
Caia Flatana		DC to 30MHz		0.02		-ID
Gain Flatness		DC to 150MHz		0.1		dB
Gain Peaking				0.08		dB
Small-Signal Rise Time	t _r /t _f	$V_{IN} = 0.1Vp-p$		950		ps
Differential Gain (Note 2)	DG	f = 3.58MHz		0.01		%
Differential Phase (Note 2)	DP	f = 3.58MHz		0.01		degrees
All-Hostile Crosstalk		V _{IN} = 1Vp-p,	MAX4121	-92		dB
All-HOStille Crosstalk		f = 30MHz	MAX4221	-70		d ub
		$V_{IN} = 1Vp-p$,	MAX4111	86		
Off Isolation		f = 30MHz, see test	MAX4121	78		dB
		circuit	MAX4221	84		
Channel Switching Off Time	toff		1	1.0		μs
Channel Switching On Time	ton					ns
Switching Transient				13		mVp-p
Group Delay				860		ps
Input-Output Delay Matching		Chip-to-chip, f = 3.58MHz		±0.2		degrees
Second Harmonic		f = 30MHz, V _{IN} = 1.4V	/p-p	-65		dBc
Third Harmonic		$f = 30MHz, V_{IN} = 1.4Vp-p$		-70		dBc

Note 1: Full-Power Bandwidth is inferred from Slew Rate (SR) testing by the equation SR = ω Ep, where Ep is the peak output voltage and $\omega = 2\pi f$.

Note 2: Differential Gain and Phase are tested using a modulated ramp, 100IRE (0.714V).

_Typical Operating Characteristics


(Vs = ± 5 V, R_L = $5k\Omega$, C_L ≤ 5 pF, T_A = +25°C, unless otherwise noted.)




Typical Operating Characteristics (continued)

 $(V_S = \pm 5V, R_L = 5k\Omega, C_L \le 5pF, T_A = +25^{\circ}C, unless otherwise noted.)$


SMALL-SIGNAL PULSE RESPONSE $(\mathsf{R}_\mathsf{L} = 5\mathsf{k}\Omega)$



LARGE-SIGNAL PULSE RESPONSE




SMALL-SIGNAL PULSE RESPONSE




LARGE-SIGNAL PULSE RESPONSE


($C_L = 47pF$, $R_L = open$)



ENABLE/DISABLE DELAY TIME (INPUT = 1.1V)





OUTPUT GLITCH AMPLITUDE



__Typical Operating Characteristics (continued)

(Vs = ± 5 V, R_L = $5k\Omega$, C_L ≤ 5 pF, T_A = +25°C, unless otherwise noted.)





NIXIN

Pin Description

PIN		NAME	FUNCTION		
MAX4111	MAX4121	MAX4221	INAIVIE	FUNCTION	
1, 3	3	2, 4, 5, 7	GND	Analog (signal) ground. Since inputs are isolated by these grounds, GND should be as noise-free as possible.	
_	1	_	A0	Logic Input. Channel Selection Bit for the 2x1. See Table 2.	
2	_	_	IN	Signal Input	
_	2, 4	1, 3	INO, IN1	Signal Input	
4	_	_	N.C.	No Connect—not internally connected	
5	5	12	VEE	Negative Power-Supply Voltage. Connect to -5V. Decouple to power ground.	
6	6	_	OUT	Signal Output	
_	_	6, 8	IN2, IN3	Signal Inputs for the dual 2x1 switch	
7	7	14	Vcc	Positive Power-Supply Voltage. Connect to +5V. Decouple to power ground.	
8	8	_	EN	Logic Input. Output Enable for the 1x1, 2x1 switches. A logic high on this pin enables the output. A logic low causes the output to assume a high-impedance state, and reduces supply current.	
_	_	9, 10	SEL3, SEL2	Logic Inputs. Channel Selection Bits for OUT1 of the dual 2x1 (MAX4221). See Table 3.	
_	_	11, 13	OUT1, OUT0	Signal Outputs	
_	_	15, 16	SEL1, SEL0	Logic Inputs. Channel Selection Bits for OUT0 of the dual 2x1 (MAX4221). See Table 3.	

Detailed Description

The MAX4111/MAX4121/MAX4221 video switches are manufactured with Maxim's proprietary, ultra-high frequency, complementary bipolar process that yields high bandwidth and low capacitance. Make-before-break switching is used to reduce noise and glitches, even when switching from part to part in large arrays. The input buffers provide a constant high input impedance, and prevent the make-before-break action from feeding back to the input.

The design of the switching mechanism limits the inevitable glitch to less than 13mVp-p. In addition, the glitch pulse is positive to avoid confusion with negative sync pulses.

Unity-gain buffers isolate other inputs from the switching action of large multiplex arrays. These buffers can drive $5k\Omega$ resistive loads. In addition, these devices drive capacitive loads without oscillation. Load capacitance is limited only by system bandwidth requirements

The MAX4111/MAX4121/MAX4221 do not contain buffer latches. The digital inputs are transparent.

Table 1. MAX4111 Truth Table

EN	OUT
0	High-Z
1	IN

Table 2. MAX4121 Truth Table

A0	EN	OUT
Х	0	High-Z
0	1	INO
1	1	IN1

Table 3. MAX4221 Truth Table

SEL0	SEL1	OUT0
0	0	High-Z
1	0	INO
0	1	IN1
1	1	NA

SEL2	SEL3	OUT1
0	0	High-Z
1	0	IN2
0	1	IN3
1	1	NA

Note: SEL0 = SEL1 = 1 and/or SEL2 = SEL3 = 1 is not allowed. Enabling these states will not damage the device, but may cause excessive supply currents and distortion.

_Applications Information

Grounding, Bypassing, and PC Board Layout

To obtain the full 330MHz bandwidth of these switches, Microstrip and Stripline techniques are recommended. To ensure your PC board does not degrade the switch's performance, it's wise to design the board for a frequency greater than 1GHz. Even with very short runs, it's good practice to use this technique at critical points such as inputs and outputs.

Use the following guidelines when designing the board:

- Do not use wire-wrap boards, because they are too inductive.
- Do not use IC sockets. They increase parasitic capacitance and inductance.

- In general, surface-mount components have shorter leads and lower parasitic reactance, and give better high-frequency performance than through-hole components.
- The PC board should have at least two layers, with one side a signal side and the other a ground plane.
- Keep signal lines as short and straight as possible.
 Do not make 90° turns; round all corners.
- The ground plane should be as free from voids as possible.

Bypass Components—Capacitors

Surface-mount ceramic capacitors are recommended to achieve good high-frequency bypassing. A 0.1µF capacitor in parallel with a 1000pF capacitor should be used for each supply. The capacitors should be located as close to the ICs supply pins as possible, with the smaller value capacitor being closer to the IC than the other.

Creating Larger Arrays

The MAX4111/MAX4121/MAX4221 were designed as building blocks for larger arrays. The single-pole switch allows the system designer much greater control over crosstalk than multiple switches in a single IC. For this reason, cable drivers have not been included in the switch design because of the high-power drive required (see Figure 6).

Even though the stability of these devices is not worsened by adding capacitance, you may want to limit the number of switches connected together. The MAX4111/MAX4121/MAX4221 have a finite input capacitance of about 3pF and a dynamic output resistance of about $20\Omega.$ This causes a pole at a little more than 2.7GHz. However, in a large array with many switch inputs, the total capacitance is N x 3pF, where "N" is the number of switches connected in parallel. The pole will be located at:

$$\frac{1}{2\pi \text{ x (N x 3pF} + C_{STRAY}) \text{ x } 20\Omega}\text{MHz}$$

CSTRAY = Stray capacitance at the interconnect

If the maximum number of switches that may be connected while still maintaining bandwidth is less than your system requirements, use a unity-gain buffer amplifier to isolate the switch from the remainder of the inputs.

MIXIM

Test Circuits




Figure 1. MAX4111 Off Isolation




Figure 2. MAX4121 All-Hostile Crosstalk




Figure 3. MAX4121 Off Isolation

MAX4111/MAX4121/MAX4221

330MHz Buffered Video Switches/ Crosspoint Building Blocks




Figure 4. MAX4221 All-Hostile Crosstalk




Figure 5. MAX4221 Off Isolation





Figure 6. 8x2 Multiplexer Using MAX4221

Package Information



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.