

FEATURES

Low power: 1.1 mA/amp

Low wideband noise

2.1 nV/√Hz

1.4 pA/√Hz

Low 1/f noise

7 nV/√Hz @ 10 Hz

13 pA/√Hz @ 10 Hz

Low distortion: -105 dBc @ 100 kHz, $V_o = 2\text{ V p-p}$

High speed

80 MHz, -3 dB bandwidth ($G = +1$)

12 V/μs slew rate

175 ns settling time to 0.1%

Low offset voltage: 0.3 mV maximum

Rail-to-rail output

Power down

Wide supply range: 2.7 V to 12 V

APPLICATIONS

Low power, low noise signal processing

Battery-powered instrumentation

16-bit PulSAR® ADC drivers

GENERAL DESCRIPTION

The ADA4841-1/ADA4841-2 are unity gain stable, low noise and distortion, rail-to-rail output amplifiers that have a quiescent current of 1.5 mA maximum. In spite of their low power consumption, these amplifiers offer low wideband voltage noise performance of 2.1 nV/√Hz and 1.4 pA/√Hz current noise, along with excellent spurious-free dynamic range (SFDR) of -105 dBc at 100 kHz. To maintain a low noise environment at lower frequencies, the amplifiers have low 1/f noise of 7 nV/√Hz and 13 pA/√Hz at 10 Hz.

The ADA4841-1/ADA4841-2 output can swing to less than 50 mV of either rail. The input common-mode voltage range extends down to the negative supply. The ADA4841-1/ADA4841-2 can drive up to 10 pF of capacitive load with minimal peaking.

The ADA4841-1/ADA4841-2 provide the performance required to efficiently support emerging 16-bit to 18-bit ADCs and are ideal for portable instrumentation, high channel count, industrial measurement, and medical applications. The ADA4841-1/ADA4841-2 are ideally suited to drive the AD7685/AD7686, 16-bit PulSAR ADCs.

Rev. F

[Document Feedback](#)

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

CONNECTION DIAGRAMS




Figure 1. 8-Lead SOIC (R)





Figure 2. 6-Lead SOT-23 (RJ)



NOTES

1. FOR 8-LEAD LFCSP_WD, CONNECT EXPOSED PADDLE TO GND.

Figure 3. 8-Lead MSOP (RM), 8-Lead SOIC_N (R), and 8-Lead LFCSP_WD (CP)

The ADA4841-1/ADA4841-2 packages feature RoHS compliant lead finishes. The amplifiers are rated to work over the industrial temperature range (-40°C to +125°C).




Figure 4. Harmonic Distortion

TABLE OF CONTENTS

Features	1	Headroom Considerations	14
Applications	1	Capacitance Drive	15
Connection Diagrams	1	Input Protection	15
General Description	1	Power-Down Operation	16
Revision History	2	Applications Information	17
Specifications	3	Typical Performance Values	17
Absolute Maximum Ratings	6	16-Bit ADC Driver	17
Thermal Resistance	6	Reconstruction Filter	17
Maximum Power Dissipation	6	Layout Considerations	18
ESD Caution	6	Ground Plane	18
Typical Performance Characteristics	7	Power Supply Bypassing	18
Theory of Operation	13	Outline Dimensions	19
Amplifier Description	13	Ordering Guide	20
DC Errors	13		
Noise Considerations	13		

REVISION HISTORY

3/14—Rev. E to Rev. F

Changes to Figure 14	8
Updated Outline Dimensions	20
Changes to Ordering Guide	20

12/10—Rev. D to Rev. E

Changes to Negative Power Supply Rejection Ration Conditions ..	3
Changes to Ordering Guide	20

1/10—Rev. C to Rev. D

Added LFCSP Package	Universal
Changes to Operating Temperature Range Parameter, Table 4..	6
Updated Outline Dimensions	19
Changes to Ordering Guide	20

3/06—Rev. B to Rev. C

Added SOT-23 Package	Universal
Changes to General Description	1
Changes to Table 1	3
Changes to Table 2	4
Changes to Table 3	5
Changes to Input Protection Section	15
Changes to Ordering Guide	20

10/05—Rev. A to Rev. B

Added ADA4841-2	Universal
Changes to General Description and Features	1
Changes to Table 1	3
Changes to Table 2	4

Changes to Table 3	5
Changes to Table 4, Table 5, and Figure 4	6
Changes to Figure 6	7
Changes to Figure 12, Figure 13, Figure 15, and Figure 16	8
Deleted Figure 25; Renumber Sequentially	10
Changes to Figure 24 and Figure 28	10
Changes to Figure 31	11
Inserted Figure 37; Renumber Sequentially	12
Changes to Amplifier Description Section and Figure 39	13
Changed DC Performance Considerations Section to DC Errors Section	13
Changes to Noise Considerations Section	14
Changes to Headroom Considerations Section and Figure 39 ..	15
Changes to Power-Down Operation Section	16
Changes to 16-Bit ADC Driver Section, Figure 48, and Figure 49 ..	17
Changes to Power Supply Bypassing Section	18
Updated Outline Dimensions	19
Changes to Ordering Guide	20

9/05—Rev. 0 to Rev. A

Changes to Features	1
Changes to Figure 2	1
Changes to Figure 12	8
Changes to Figure 40	14
Changes to Headroom Considerations Section	15

7/05—Revision 0: Initial Version

SPECIFICATIONS

$T_A = 25^\circ\text{C}$, $V_S = \pm 5\text{ V}$, $R_L = 1\text{ k}\Omega$, Gain = +1, unless otherwise noted.

Table 1.

Parameter	Conditions	Min	Typ	Max	Unit
DYNAMIC PERFORMANCE					
–3 dB Bandwidth	$V_O = 0.02\text{ V p-p}$	58	80		MHz
	$V_O = 2\text{ V p-p}$		3		MHz
Slew Rate	$G = +1$, $V_O = 9\text{ V step}$, $R_L = 1\text{ k}\Omega$	12	13		V/ μs
Settling Time to 0.1%	$G = +1$, $V_O = 8\text{ V step}$		650		ns
Settling Time to 0.01%	$G = +1$, $V_O = 8\text{ V step}$		1000		ns
NOISE/HARMONIC PERFORMANCE					
Harmonic Distortion HD2/HD3	$f_c = 100\text{ kHz}$, $V_O = 2\text{ V p-p}$, $G = +1$		–111/–105		dBc
	$f_c = 1\text{ MHz}$, $V_O = 2\text{ V p-p}$		–80/–67		dBc
Input Voltage Noise	$f = 100\text{ kHz}$		2.1		nV/ $\sqrt{\text{Hz}}$
Input Current Noise	$f = 100\text{ kHz}$		1.4		pA/ $\sqrt{\text{Hz}}$
DC PERFORMANCE					
Input Offset Voltage			40	300	μV
Input Offset Voltage Drift			1		$\mu\text{V}/^\circ\text{C}$
Input Bias Current			3	5.3	μA
Input Offset Current			0.1	0.5	μA
Open-Loop Gain	$V_O = \pm 4\text{ V}$	103	120		dB
INPUT CHARACTERISTICS					
Input Resistance, Common Mode			90		M Ω
Input Resistance, Differential Mode			25		k Ω
Input Capacitance, Common Mode			1		pF
Input Capacitance, Differential Mode			3		pF
Input Common-Mode Voltage Range		–5.1		+4	V
Common-Mode Rejection Ratio (CMRR)	$V_{CM} = \Delta 4\text{ V}$	95	115		dB
MATCHING CHARACTERISTICS (ADA4841-2)					
Input Offset Voltage			70		μV
Input Bias Current			60		nA
POWER DOWN PIN (ADA4841-1)					
POWER DOWN Voltage	Enabled		>3.6		V
POWER DOWN Voltage	Power down		<3.2		V
Input Current					
Enable	POWER DOWN = +5 V		1	2	μA
Power Down	POWER DOWN = –5 V		–13	–30	μA
Switching Speed					
Enable			1		μs
Power Down			40		μs
OUTPUT CHARACTERISTICS					
Output Voltage Swing	$G > +1$	± 4.9	± 4.955		V
Output Current Limit	Sourcing, $V_{IN} = +V_S$, $R_L = 50\text{ }\Omega$ to GND		30		mA
	Sinking, $V_{IN} = -V_S$, $R_L = 50\text{ }\Omega$ to GND		60		mA
Capacitive Load Drive	30% overshoot		15		pF
POWER SUPPLY					
Operating Range		2.7		12	V
Quiescent Current/Amplifier	POWER DOWN = +5 V		1.2	1.5	mA
	POWER DOWN = –5 V		40	90	μA
Positive Power Supply Rejection Ratio	$+V_S = +5\text{ V to }+6\text{ V}$, $-V_S = -5\text{ V}$	95	110		dB
Negative Power Supply Rejection Ratio	$+V_S = +5\text{ V}$, $-V_S = -5\text{ V to }-6\text{ V}$	96	120		dB

$T_A = 25^\circ\text{C}$, $V_S = 5\text{ V}$, $R_L = 1\text{ k}\Omega$, Gain = +1, $V_{CM} = 2.5\text{ V}$, unless otherwise noted.

Table 2.

Parameter	Conditions	Min	Typ	Max	Unit
DYNAMIC PERFORMANCE					
–3 dB Bandwidth	$V_O = 0.02\text{ V p-p}$	54	80		MHz
	$V_O = 2\text{ V p-p}$		3		MHz
Slew Rate	$G = +1$, $V_O = 4\text{ V step}$, $R_L = 1\text{ k}\Omega$	10	12		V/ μs
Settling Time to 0.1%	$G = +1$, $V_O = 2\text{ V step}$		175		ns
Settling Time to 0.01%	$G = +1$, $V_O = 2\text{ V step}$		550		ns
NOISE/HARMONIC PERFORMANCE					
Harmonic Distortion HD2/HD3	$f_C = 100\text{ kHz}$, $V_O = 2\text{ V p-p}$		–109/–105		dBc
	$f_C = 1\text{ MHz}$, $V_O = 2\text{ V p-p}$		–78/–66		dBc
Input Voltage Noise	$f = 100\text{ kHz}$		2.1		nV/ $\sqrt{\text{Hz}}$
Input Current Noise	$f = 100\text{ kHz}$		1.4		pA/ $\sqrt{\text{Hz}}$
Crosstalk	$f = 100\text{ kHz}$		–117		dB
DC PERFORMANCE					
Input Offset Voltage			40	300	μV
Input Offset Voltage Drift			1		$\mu\text{V}/^\circ\text{C}$
Input Bias Current			3	5.3	μA
Input Offset Current			0.1	0.4	μA
Open-Loop Gain	$V_O = 0.5\text{ V to }4.5\text{ V}$	103	124		dB
INPUT CHARACTERISTICS					
Input Resistance, Common Mode			90		M Ω
Input Resistance, Differential Mode			25		k Ω
Input Capacitance, Common Mode			1		pF
Input Capacitance, Differential Mode			3		pF
Input Common-Mode Voltage Range		–0.1		+4	V
Common-Mode Rejection Ratio (CMRR)	$V_{CM} = \Delta 1.5\text{ V}$	88	115		dB
MATCHING CHARACTERISTICS (ADA4841-2)					
Input Offset Voltage			70		μV
Input Bias Current			70		nA
POWER DOWN PIN (ADA4841-1)					
POWER DOWN Voltage	Enabled		>3.6		V
POWER DOWN Voltage	Power down		<3.2		
Input Current					
Enable	$\overline{\text{POWER DOWN}} = 5\text{ V}$		1	2	μA
Power Down	$\overline{\text{POWER DOWN}} = 0\text{ V}$		–13	–30	μA
Switching Speed					
Enable			1		μs
Power Down			40		μs
OUTPUT CHARACTERISTICS					
Output Voltage Swing	$G > +1$	0.08 to 4.92	0.029 to 4.974		V
Output Current Limit	Sourcing, $V_{IN} = +V_S$, $R_L = 50\text{ }\Omega$ to V_{CM}		30		mA
	Sinking, $V_{IN} = -V_S$, $R_L = 50\text{ }\Omega$ to V_{CM}		60		mA
Capacitive Load Drive	30% overshoot		15		pF
POWER SUPPLY					
Operating Range		2.7		12	V
Quiescent Current/Amplifier	$\overline{\text{POWER DOWN}} = 5\text{ V}$		1.1	1.4	mA
	$\overline{\text{POWER DOWN}} = 0\text{ V}$		35	70	μA
Positive Power Supply Rejection Ratio	$+V_S = +5\text{ V to }+6\text{ V}$, $-V_S = 0\text{ V}$	95	110		dB
Negative Power Supply Rejection Ratio	$+V_S = +5\text{ V}$, $-V_S = 0\text{ V to }-1\text{ V}$	96	120		dB

$T_A = 25^\circ\text{C}$, $V_S = 3\text{ V}$, $R_L = 1\text{ k}\Omega$, Gain = +1, $V_{CM} = 1.5\text{ V}$, unless otherwise noted.

Table 3.

Parameter	Conditions	Min	Typ	Max	Unit
DYNAMIC PERFORMANCE					
–3 dB Bandwidth	$V_O = 0.02\text{ V p-p}$	52	80		MHz
Slew Rate	$G = +1$, $V_O = 2\text{ V step}$, $R_L = 1\text{ k}\Omega$	10	12		V/ μs
Settling Time to 0.1%	$G = +1$, $V_O = 1\text{ V step}$		120		ns
Settling Time to 0.01%	$G = +1$, $V_O = 1\text{ V step}$		250		ns
NOISE/HARMONIC PERFORMANCE					
Harmonic Distortion HD2/HD3	$f_c = 100\text{ kHz}$, $V_O = 1\text{ V p-p}$		–97/–100		dBc
	$f_c = 1\text{ MHz}$, $V_O = 1\text{ V p-p}$		–79/–80		dBc
Input Voltage Noise	$f = 100\text{ kHz}$		2.1		nV/ $\sqrt{\text{Hz}}$
Input Current Noise	$f = 100\text{ kHz}$		1.4		pA/ $\sqrt{\text{Hz}}$
DC PERFORMANCE					
Input Offset Voltage			40	300	μV
Input Offset Voltage Drift			1		$\mu\text{V}/^\circ\text{C}$
Input Bias Current			3	5.3	μA
Input Offset Current			0.1	0.5	μA
Open-Loop Gain	$V_O = 0.5\text{ V to }2.5\text{ V}$	101	123		dB
INPUT CHARACTERISTICS					
Input Resistance, Common Mode			90		M Ω
Input Resistance, Differential Mode			25		k Ω
Input Capacitance, Common Mode			1		pF
Input Capacitance, Differential Mode			3		pF
Input Common-Mode Voltage Range		–0.1		+2	V
Common-Mode Rejection Ratio (CMRR)	$V_{CM} = \Delta 0.4\text{ V}$	86	115		dB
MATCHING CHARACTERISTICS (ADA4841-2)					
Input Offset Voltage			70		μV
Input Bias Current			60		nA
POWER DOWN PIN (ADA4841-1)					
$\overline{\text{POWER DOWN}}$ Voltage	Enabled		>1.6		V
$\overline{\text{POWER DOWN}}$ Voltage	Power down		<1.2		
Input Current					
Enable	$\overline{\text{POWER DOWN}} = 3\text{ V}$		1	2	μA
Power Down	$\overline{\text{POWER DOWN}} = 0\text{ V}$		–10	–30	μA
Switching Speed					
Enable			1		μs
Power Down			40		μs
OUTPUT CHARACTERISTICS					
Output Voltage Swing	$G > +1$	0.045 to 2.955	0.023 to 2.988		V
Output Current Limit	Sourcing, $V_{IN} = +V_S$, $R_L = 50\text{ }\Omega$ to V_{CM}		30		mA
	Sinking, $V_{IN} = -V_S$, $R_L = 50\text{ }\Omega$ to V_{CM}		60		mA
Capacitive Load Drive	30% overshoot		30		pF
POWER SUPPLY					
Operating Range		2.7		12	V
Quiescent Current/Amplifier	$\overline{\text{POWER DOWN}} = 3\text{ V}$		1.1	1.3	mA
	$\overline{\text{POWER DOWN}} = 0\text{ V}$		25	60	μA
Positive Power Supply Rejection Ratio	$+V_S = +3\text{ V to }+4\text{ V}$, $-V_S = 0\text{ V}$	95	110		dB
Negative Power Supply Rejection Ratio	$+V_S = +3\text{ V}$, $-V_S = 0\text{ V to }-1\text{ V}$	96	120		dB

ABSOLUTE MAXIMUM RATINGS

Table 4.

Parameter	Rating
Supply Voltage	12.6 V
Power Dissipation	See Figure 5
Common-Mode Input Voltage	$-V_S - 0.5 \text{ V}$ to $+V_S + 0.5 \text{ V}$
Differential Input Voltage	$\pm 1.8 \text{ V}$
Storage Temperature Range	-65°C to $+125^\circ\text{C}$
Operating Temperature Range	-40°C to $+125^\circ\text{C}$
Lead Temperature	JEDEC J-STD-20
Junction Temperature	150°C

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

THERMAL RESISTANCE

θ_{JA} is specified for the worst-case conditions, that is, θ_{JA} is specified for device soldered in circuit board for surface-mount packages.

Table 5. Thermal Resistance

Package Type	θ_{JA}	Unit
8-lead SOIC_N	125	$^\circ\text{C}/\text{W}$
6-Lead SOT-23	170	$^\circ\text{C}/\text{W}$
8-lead MSOP	130	$^\circ\text{C}/\text{W}$
8-Lead LFCSP_WD	103	$^\circ\text{C}/\text{W}$

MAXIMUM POWER DISSIPATION

The maximum safe power dissipation for the [ADA4841-1/ADA4841-2](#) is limited by the associated rise in junction temperature (T_J) on the die. At approximately 150°C , which is the glass transition temperature, the plastic changes its properties. Even temporarily exceeding this temperature limit may change the stresses that the package exerts on the die, permanently shifting the parametric performance of the amplifiers. Exceeding a junction temperature of 150°C for an extended period can result in changes in silicon devices, potentially causing degradation or loss of functionality.

The power dissipated in the package (P_D) is the sum of the quiescent power dissipation and the power dissipated in the die due to the amplifier's drive at the output. The quiescent power is the voltage between the supply pins (V_S) times the quiescent current (I_S).

$$P_D = \text{Quiescent Power} + (\text{Total Drive Power} - \text{Load Power})$$

$$P_D = (V_S \times I_S) + \left(\frac{V_S}{2} \times \frac{V_{OUT}}{R_L} \right) - \frac{V_{OUT}^2}{R_L}$$

RMS output voltages should be considered. If R_L is referenced to $-V_S$, as in single-supply operation, the total drive power is $V_S \times I_{OUT}$. If the rms signal levels are indeterminate, consider the worst case, when $V_{OUT} = V_S/4$ for R_L to midsupply.

$$P_D = (V_S \times I_S) + \frac{(V_S/4)^2}{R_L}$$

In single-supply operation with R_L referenced to $-V_S$, worst case is $V_{OUT} = V_S/2$.

Airflow increases heat dissipation, effectively reducing θ_{JA} . In addition, more metal directly in contact with the package leads and through holes under the device reduces θ_{JA} .

Figure 5 shows the maximum safe power dissipation in the package vs. the ambient temperature for the 8-lead SOIC_N ($125^\circ\text{C}/\text{W}$), the 6-lead SOT-23 ($170^\circ\text{C}/\text{W}$), 8-lead MSOP ($145^\circ\text{C}/\text{W}$), and 8-lead LFCSP_WD ($103^\circ\text{C}/\text{W}$) on a JEDEC standard 4-layer board. θ_{JA} values are approximations.




Figure 5. Maximum Power Dissipation vs. Temperature for a 4-Layer Board

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

TYPICAL PERFORMANCE CHARACTERISTICS

$R_L = 1\text{ k}\Omega$, unless otherwise noted.




Figure 6. Large Signal Frequency Response vs. Gain




Figure 9. Small Signal Frequency Response vs. Temperature




Figure 7. Small Signal Frequency Response vs. Capacitive Load




Figure 10. Small Signal Frequency Response vs. Supply Voltage




Figure 8. Small Signal Frequency Response vs. Gain




Figure 11. Frequency Response for Various V_{OUT}




Figure 12. Open-Loop Gain and Phase vs. Frequency




Figure 15. Harmonic Distortion vs. Frequency for Various Supplies




Figure 13. Harmonic Distortion vs. Frequency for Various Gains




Figure 16. Voltage Noise vs. Frequency




Figure 14. Harmonic Distortion vs. Frequency for Various Output Voltages




Figure 17. Current Noise vs. Frequency




Figure 18. Input Offset Voltage Drift Distribution



Figure 19. Nonlinearity vs. V_{IN} 

Figure 20. Input Error Voltage vs. Output Voltage




Figure 21. Small Signal Transient Response for Various Supplies




Figure 22. Small Signal Transient Response for Various Capacitive Loads




Figure 23. Small Signal Transient Response for Various Supplies




Figure 24. Input Overdrive Recovery




Figure 27. Slew Rate vs. Temperature




Figure 25. Output Overdrive Recovery




Figure 28. Settling Time




Figure 26. Large Signal Transient Response for Various Gains




Figure 29. Power-Up Time vs. Temperature




Figure 30. POWER DOWN Time vs. Temperature




Figure 33. PSR vs. Frequency




Figure 31. Supply Current per Amplifier vs. POWER DOWN Pin Voltage




Figure 34. Output Impedance vs. Frequency




Figure 32. CMR vs. Frequency




Figure 35. Input Offset Voltage vs. Temperature for Various Supplies




Figure 36. Input Bias Current vs. Temperature for Various Supplies




Figure 38. Crosstalk Output to Output




Figure 37. Supply Current vs. Temperature for Various Supplies

THEORY OF OPERATION

AMPLIFIER DESCRIPTION

The ADA4841-1/ADA4841-2 are low power, low noise, precision voltage-feedback op amps for single or dual voltage supply operation. The ADA4841-1/ADA4841-2 are fabricated on ADI's second generation XFCB process and feature trimmed supply current and offset voltage. The 2.1 nV/√Hz voltage noise (very low for a 1.1 mA supply current amplifier), 40 μV offset voltage, and sub 1 μV/°C offset drift is accomplished with an input stage made of an undegenerated PNP input pair driving a symmetrical folded cascode. A rail-to-rail output stage provides the maximum linear signal range possible on low voltage supplies and has the current drive capability needed for the relatively low resistance feedback networks required for low noise operation. CMRR, PSRR, and open-loop gain are all typically above 100 dB, preserving the precision performance in a variety of configurations. Gain bandwidth is kept high for this power level to preserve the outstanding linearity performance for frequencies up to 100 kHz. The ADA4841-1 has a power-down function to further reduce power consumption. All this results in a low noise, power efficient, precision amplifier that is well-suited for high resolution and precision applications.

DC ERRORS

Figure 39 shows a typical connection diagram and the major dc error sources. The ideal transfer function (all error sources set to 0 and infinite dc gain) can be written as

$$V_{OUT} = \left(1 + \frac{R_F}{R_G}\right) \times V_{IP} - \left(\frac{R_F}{R_G}\right) \times V_{IN} \quad (1)$$




Figure 39. Typical Connection Diagram and DC Error Sources

This reduces to the familiar forms for inverting and noninverting op amp gain expressions

$$V_{OUT} = \left(1 + \frac{R_F}{R_G}\right) \times V_{IP} \quad (2)$$

(Noninverting gain, $V_{IN} = 0$ V)

$$V_{OUT} = \left(\frac{-R_F}{R_G}\right) \times V_{IN} \quad (3)$$

(Inverting gain, $V_{IP} = 0$ V)

The total output voltage error is the sum of errors due to the amplifier offset voltage and input currents. The output error due to the offset voltage can be estimated as

$$V_{OUTERROR} = \left(V_{OFFSETNOM} + \frac{V_{CM}}{CMRR} + \frac{V_P - V_{PNOM}}{PSRR} + \frac{V_{OUT}}{A} \right) \times \left(1 + \frac{R_F}{R_G} \right) \quad (4)$$

where:

$V_{OFFSETNOM}$ is the offset voltage at the specified supply voltage.

This is measured with the input and output at midsupply.

V_{CM} is the common-mode voltage.

V_P is the power supply voltage.

V_{PNOM} is the specified power supply voltage.

$CMRR$ is the common-mode rejection ratio.

$PSRR$ is the power supply rejection ratio.

A is the dc open-loop gain.

The output error due to the input currents can be estimated as

$$V_{OUTERROR} = (R_F \parallel R_G) \times \left(1 + \frac{R_F}{R_G} \right) I_{B-} - R_S \times \left(1 + \frac{R_F}{R_G} \right) \times I_{B+} \quad (5)$$

Note that setting R_S equal to $R_F \parallel R_G$ compensates for the voltage error due to the input bias current.

NOISE CONSIDERATIONS

Figure 40 illustrates the primary noise contributors for the typical gain configurations. The total rms output noise is the root-mean-square of all the contributions.




Figure 40. Noise Sources in Typical Connection

The output noise spectral density can be calculated by

$$\overline{v_{out_en}} = \sqrt{4kTR_f + \left(1 + \frac{R_F}{R_G}\right)^2 \left[4kTR_s + \overline{ien}^2 R_s^2 + \overline{ven}^2\right] + \left(\frac{R_F}{R_G}\right)^2 4kTR_g + \overline{ien}^2 R_F^2} \quad (6)$$

where:

k is Boltzmann's Constant.

T is the absolute temperature, degrees Kelvin.

$\overline{ien}$ is the amplifier input current noise spectral density, pA/√Hz.

$\overline{ven}$ is the amplifier input voltage spectral density, nV/√Hz.

R_s is the source resistance as shown in Figure 40.

R_F and R_G are the feedback network resistances, as shown in Figure 40.

Source resistance noise, amplifier voltage noise ($\overline{ven}$), and the voltage noise from the amplifier current noise ($\overline{ien} \times R_s$) are all subject to the noise gain term $(1 + R_F/R_G)$. Note that with a 2.1 nV/√Hz input voltage noise and 1.4 pA/√Hz input current, the noise contributions of the amplifier are relatively small for source resistances between approximately 200 Ω and 30 kΩ. Figure 41 shows the total RTI noise due to the amplifier vs. the source resistance. In addition, the value of the feedback resistors used impacts the noise. It is recommended to keep the value of feedback resistors between 250 Ω and 1 kΩ to keep the total noise low.




Figure 41. RTI Noise vs. Source Resistance

HEADROOM CONSIDERATIONS

The ADA4841-1/ADA4841-2 are designed to provide maximum input and output signal ranges with 16-bit to 18-bit dc linearity. As the input or output headroom limits are reached, the signal linearity degrades.

The input stage positive limit is almost exactly a volt below the positive supply at room temperature. Input voltages above that start to show clipping behavior. The positive input voltage limit increases with temperature with a coefficient of about 2 mV/°C. The lower supply limit is nominally below the minus supply; therefore, in a standard gain configuration, the output stage limits the signal headroom on the negative supply side. Figure 42 and Figure 43 show the nominal CMRR behavior at the limits of the input headroom for three temperatures—this is generated using the subtractor topology shown in Figure 44, which avoids the output stage limitation.




Figure 42. +CMV vs. Common-Mode Error vs. V_{OS}




Figure 43. -CMV vs. Common-Mode Error vs. V_{OS}




Figure 44. Common-Range Subtractor

Figure 45 shows the amplifier frequency response as a $G = -1$ inverter with the input and output stage biased near the negative supply rail.




Figure 45. Small Signal Frequency Response vs. Negative Supply Bias

The input voltage (V_{IN}) and reference voltage (V_{IP}) are both at 0 V, (see Figure 39). $+V_S$ is biased at +5 V, and $-V_S$ is swept from -200 mV to -20 mV. With the input and output voltages biased 200 mV above the bottom rail, the $G = -1$ inverter frequency response is not much different from what is seen with the input and output voltages biased near midsupply. At 150 mV bias, the frequency response starts to decrease and at 20 mV, the inverter bandwidth is less than half its nominal value.

CAPACITANCE DRIVE

Capacitance at the output of an amplifier creates a delay within the feedback path that, if within the bandwidth of the loop, can create excessive ringing and oscillation. The $G = +1$ follower topology has the highest loop bandwidth of any typical configuration and, therefore, is the most vulnerable to the effects of capacitance load.

A small resistor in series with the amplifier output and the capacitive load mitigates the problem. Figure 46 plots the recommended series resistance vs. capacitance for gains of +1, +2, and +5.




Figure 46. Series Resistance vs. Capacitance Load

INPUT PROTECTION

The ADA4841-1/ADA4841-2 are fully protected from ESD events, withstanding human body model ESD events of 2.5 keV and charge device model events of 1 keV with no measured performance degradation. The precision input is protected with an ESD network between the power supplies and diode clamps across the input device pair, as shown in Figure 47.




Figure 47. Input Stage and Protection Diodes

For differential voltages above approximately 1.4 V, the diode clamps start to conduct. Too much current can cause damage due to excessive heating. If large differential voltages need to be sustained across the input terminals, it is recommended that the current through the input clamps be limited to below 150 mA. Series input resistors sized appropriately for the expected differential overvoltage provide the needed protection.

The ESD clamps start to conduct for input voltages more than 0.7 V above the positive supply and input voltages more than 0.7 V below the negative supply. It is recommended that the fault current be limited to less than 150 mA if an overvoltage condition is expected.

POWER-DOWN OPERATION

Figure 48 shows the [ADA4841-1](#) power-down circuitry. If the $\overline{\text{POWER DOWN}}$ pin is left unconnected, then the base of the input PNP transistor is pulled high through the internal pull-up resistor to the positive supply, and the part is turned on. Pulling the $\overline{\text{POWER DOWN}}$ pin approximately 1.7 V below the positive supply turns the part off, reducing the supply current to approximately 40 μA .




Figure 48. $\overline{\text{POWER DOWN}}$ Circuit

The $\overline{\text{POWER DOWN}}$ pin is protected with ESD clamps, as shown in Figure 48. Voltages beyond the power supplies cause these diodes to conduct. The guidelines for limiting the overload current in the input protection section should also be followed for the $\overline{\text{POWER DOWN}}$ pin.

APPLICATIONS INFORMATION

TYPICAL PERFORMANCE VALUES

To reduce design time and eliminate uncertainty Table 6 provides a convenient reference for typical gains, component values, and performance parameters.

16-BIT ADC DRIVER

The combination of low noise, low power, and high speed make the ADA4841-1/ADA4841-2 the perfect driver solution for low power, 16-bit ADCs, such as the AD7685. Figure 50 shows a typical 16-bit single-supply application.

There are different challenges to a single-supply, high resolution design, and the ADA4841-1/ADA4841-2 address these nicely. In a single-supply system, a main challenge is using the amplifier in buffer mode with the lowest output noise and preserving linearity compatible with the ADC.

Rail-to-rail input amplifiers are usually higher noise than the ADA4841-1/ADA4841-2 and cannot be used in this mode because of the nonlinear region around the crossover point of their input stages. The ADA4841-1/ADA4841-2, which have no crossover region but have a wide linear input range from 100 mV below ground to 1 V below positive rail, solve this problem, as shown in Figure 50. The amplifier, when configured as a follower, has a linear signal range from 0.25 V above the minus supply voltage (limited by the amplifier's output stage) to 1 V below the positive supply (limited by the amplifier input stage). A 0 V to +4.096 V signal range can be accommodated with a positive supply as low as +5.2 V and a negative power supply of -0.25 V. The 5.2 V supply also allows the use of a small, low dropout, low temperature drift ADR364 reference voltage. If ground is used as the amplifier negative supply, then note that at the low end of the input range close to ground, the ADA4841-1/ADA4841-2 exhibit substantial nonlinearity, as any rail-to-rail output amplifier. The ADA4841-1/ADA4841-2 drive a one-pole, low-pass filter. This filter limits the already very low noise contribution from the amplifier to the AD7685.




Figure 50. ADC Driver Schematic

Rev. F | Page 17 of 20

RECONSTRUCTION FILTER

The ADA4841-1/ADA4841-2 can also be used as a reconstruction filter at the output of DACs for suppression of the sampling frequency. The filter shown in Figure 49 is a two-pole, 500 kHz Sallen-Key LPF with a fixed gain of $G = +1.6$.




Figure 49. Two-Pole 500 kHz Reconstruction Filter Schematic

Setting the resistors and capacitors equal to each other greatly simplifies the design equations for the Sallen-Key filter. The corner frequency, or -3 dB frequency, can be described by the equation

$$f_c = \frac{1}{2\pi R1C1}$$

The quality factor, or Q, is shown in the equation

$$Q = \frac{1}{3 - K}$$

For minimum peaking, set Q equal to 0.707.

The gain, or K, of the amplifier is

$$K = \frac{R4}{R3} + 1$$

Resistor values are kept low for minimal noise contribution, offset voltage, and optimal frequency response.

Table 6. Recommended Values and Typical Performance

Gain	R _F (Ω)	R _G (Ω)	−3 dB BW (MHz)	Slew Rate (V/μs)	Peaking (dB)	Output Noise ADA4841-1/ADA4841-2 Only (nV/√Hz)	Total Output Noise Including Resistors (nV/√Hz)
+1	0	N/A	77	12.5	0.9	2	2
+2	499	499	34	12.5	0.3	4	5.73
−1	499	499	38	12.5	0.4	4	5.73
+5	499	124	11	12	0	10	11.9
+10	499	54.9	5	12	0	20	21.1
+20	499	26.1	2.3	11.2	0	40	42.2

Capacitor selection is critical for optimal filter performance. Capacitors with low temperature coefficients, such as NPO ceramic capacitors, are good choices for filter elements. Figure 51 shows the filter response.




Figure 51. Filter Frequency Response

LAYOUT CONSIDERATIONS

To ensure optimal performance, careful and deliberate attention must be paid to the board layout, signal routing, power supply bypassing, and grounding.

GROUND PLANE

It is important to avoid ground in the areas under and around the input and output of the [ADA4841-1/ADA4841-2](#). Stray capacitance created between the ground plane and the input and output pads of a device are detrimental to high speed amplifier performance. Stray capacitance at the inverting input, along with the amplifier input capacitance, lowers the phase margin and can cause instability. Stray capacitance at the output creates a pole in the feedback loop. This can reduce phase margin and can cause the circuit to become unstable.


POWER SUPPLY BYPASSING

Power supply bypassing is a critical aspect in the performance of the [ADA4841-1/ADA4841-2](#). A parallel connection of capacitors from each of the power supply pins to ground works best. A typical connection is shown in Figure 49. Smaller value capacitors offer better high frequency response where larger value electrolytics offer better low frequency performance. Paralleling different values and sizes of capacitors helps to ensure that the power supply pins are provided a low ac impedance across a wide band of frequencies. This is important for minimizing the coupling of noise into the amplifier. This can be especially important when the amplifier PSR is starting to roll off—the bypass capacitors can help lessen the degradation in PSR performance.

Starting directly at the [ADA4841-1/ADA4841-2](#) power supply pins, the smallest value capacitor should be placed on the same side of the board as the amplifier, and as close as possible to the amplifier power supply pin. The ground end of the capacitor should be connected directly to the ground plane. Keeping the capacitors' distance short but equal from the load is important and can improve distortion performance. This process should be repeated for the next largest value capacitor.

It is recommended that a 0.1 μF ceramic 0508 case be used. The 0508 case size offers low series inductance and excellent high frequency performance. A 10 μF electrolytic capacitor should be placed in parallel with the 0.1 μF capacitor. Depending on the circuit parameters, some enhancement to performance can be realized by adding additional capacitors. Each circuit is different and should be individually analyzed for optimal performance.


OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MS-012-AA
CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

Figure 52. 8-Lead Standard Small Outline Package [SOIC_N]
Narrow Body (R-8)


Dimensions shown in millimeters and (inches)



COMPLIANT TO JEDEC STANDARDS MO-187-AA

Figure 53. 8-Lead Mini Small Outline Package [MSOP]
(RM-8)


Dimensions shown in millimeters



COMPLIANT TO JEDEC STANDARDS MO-178-AB

Figure 54. 6-Lead Small Outline Transistor Package [SOT-23]
(RJ-6)

Dimensions shown in millimeters



COMPLIANT TO JEDEC STANDARDS MO-229-WEED

Figure 55. 8-Lead Lead Frame Chip Scale Package [LFCS_P_WD]
3 mm × 3 mm Body, Very Very Thin, Dual Lead
(CP-8-11)

Dimensions shown in millimeters

11-28-2012-C

ORDERING GUIDE

Model ¹	Temperature Range	Package Description	Package Option	Ordering Quantity	Branding
ADA4841-1YRZ	−40°C to +125°C	8-Lead SOIC_N	R-8	1	HQB
ADA4841-1YRZ-R7	−40°C to +125°C	8-Lead SOIC_N	R-8	1,000	
ADA4841-1YRZ-RL	−40°C to +125°C	8-Lead SOIC_N	R-8	2,500	
ADA4841-1YRJZ-R2	−40°C to +125°C	6-Lead SOT-23	RJ-6	250	
ADA4841-1YRJZ-R7	−40°C to +125°C	6-Lead SOT-23	RJ-6	3,000	
ADA4841-1YR-EBZ	−40°C to +125°C	Evaluation Board			
ADA4841-1YRJ-EBZ	−40°C to +125°C	Evaluation Board			
ADA4841-2YRMZ	−40°C to +125°C	8-Lead MSOP	RM-8	1	HRB
ADA4841-2YRMZ-R7	−40°C to +125°C	8-Lead MSOP	RM-8	1,000	
ADA4841-2YRMZ-RL	−40°C to +125°C	8-Lead MSOP	RM-8	3,000	
ADA4841-2YRZ	−40°C to +125°C	8-Lead SOIC_N	R-8	1	
ADA4841-2YRZ-R7	−40°C to +125°C	8-Lead SOIC_N	R-8	1,000	
ADA4841-2YRZ-RL	−40°C to +125°C	8-Lead SOIC_N	R-8	2,500	
ADA4841-2YCPZ-R2	−40°C to +125°C	8-Lead LFCSP_WD	CP-8-11	250	HRB
ADA4841-2YCPZ-R7	−40°C to +125°C	8-Lead LFCSP_WD	CP-8-11	1,500	
ADA4841-2YCPZ-RL	−40°C to +125°C	8-Lead LFCSP_WD	CP-8-11	5,000	
ADA4841-2YRM-EBZ	−40°C to +125°C	Evaluation Board			
ADA4841-2YR-EBZ	−40°C to +125°C	Evaluation Board			

¹ Z = RoHS Compliant Part.