## SN54ALS541, SN74ALS540, SN74ALS541 OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

SDAS025D - APRIL 1982 - REVISED MARCH 2002

- 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers
- pnp Inputs Reduce dc Loading
- Data Flowthrough Pinout (All Inputs on Opposite Side From Outputs)

#### description


These octal buffers and line drivers are designed to have the performance of the popular SN54ALS240A/SN74ALS240A series and, at the same time, offer a pinout with inputs and outputs on opposite sides of the package. This arrangement greatly facilitates printed circuit board layout.

The 3-state control gate is a 2-input NOR gate such that, if either output-enable (OE1 or OE2) input is high, all eight outputs are in the high-impedance state.


The SN74ALS540 provides inverted data. The 'ALS541 provide true data at the outputs.

The -1 versions of SN74ALS540 and SN74ALS541 are identical to the standard versions, except that the recommended maximum  $I_{OL}$  is increased to 48 mA. There is no -1 version of the SN54ALS541.

SN54ALS541 . . . J PACKAGE SN74ALS540 . . . DW, N, OR NS PACKAGE SN74ALS541 . . . DB, DW, N, OR NS PACKAGE



# SN54ALS541 . . . FK PACKAGE (TOP VIEW)





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




#### **ORDERING INFORMATION**


TA	PACKAGE <sup>†</sup>		ORDERABLE PART NUMBER	TOP-SIDE MARKING		
			SN74ALS540N	SN74ALS540N		
	PDIP – N	Tube	SN74ALS540-1N	SN74ALS540-1N		
			SN74ALS541N	SN74ALS541N		
			SN74ALS541-1N	SN74ALS541-1N		
	SOIC - DW	Tube	SN74ALS540DW	ALS540		
0°C to 70°C		Tape and reel	SN74ALS540DWR	AL3040		
		Tube	SN74ALS540-1DW	ALS540-1		
		Tube	SN74ALS541DW	ALCE 44		
		Tape and reel	SN74ALS541DWR	ALS541		
		Tube	SN74ALS541-1DW	ALS541-1		
		Tape and reel	SN74ALS541-1DWR	AL3341-1		
	SOP – NS	Tape and reel	SN74ALS540NSR	ALS540		
			SN74ALS540-1NSR	ALS540-1		
		Tape and reel	SN74ALS541NSR	ALS541		
			SN74ALS541-1NSR	ALS541-1		
	SSOP – DB	Topo and roal	SN74ALS541DBR	G541		
	330F - DB	Tape and reel	SN74ALS541-1DBR	G541-1		
–55°C to 125°C	CDIP – J	Tube	SNJ54ALS541J	SNJ54ALS541J		
-55°C 10 125°C	LCCC – FK	Tube	SNJ54ALS541FK	SNJ54ALS541FK		

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

## logic diagrams (positive logic)



**To Seven Other Channels** 



To Seven Other Channels

## SN54ALS541, SN74ALS540, SN74ALS541 OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

SDAS025D - APRIL 1982 - REVISED MARCH 2002

## absolute maximum ratings over operating free-air temperature (unless otherwise noted)†

Supply voltage, V <sub>CC</sub>		7 V
Input voltage, V <sub>I</sub>		7 V
Voltage applied to a disabled 3-state output		5.5 V
Package thermal impedance, $\theta_{JA}$ (see Note 1):	DB package	70°C/W
	DW package	58°C/W
	N package	69°C/W
	NS package	60°C/W
Storage temperature range, T <sub>stg</sub>		–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The package thermal impedance is calculated in accordance with JESD 51-7.

#### recommended operating conditions

		SN	SN54ALS541			SN74ALS540 SN74ALS541		
		MIN	NOM	MAX	MIN	NOM	MAX	
Vcc	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
$V_{IH}$	High-level input voltage	2			2			V
$V_{IL}$	Low-level input voltage			0.7			0.8	V
loh	High-level output current			-12			-15	mA
IOL Low-level out	Low lovel output ourrent	12		12			24	mA
	Low-level output current						48†	
TA	Operating free-air temperature	-55		125	0		70	°C

 $<sup>^\</sup>dagger$  Applies only to the -1 version and only if V<sub>CC</sub> is between 4.75 V and 5.25 V



## SN54ALS541, SN74ALS540, SN74ALS541 **OCTAL BUFFERS AND LINÉ DRIVERS WITH 3-STATE OUTPUTS**

SDAS025D - APRIL 1982 - REVISED MARCH 2002

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		SN54ALS541			SN74ALS540 SN74ALS541			UNIT
				MIN	TYP <sup>‡</sup>	MAX	MIN	TYP <sup>‡</sup>	MAX	
VIK		V <sub>CC</sub> = 4.5 V,	I <sub>I</sub> = -18 mA			-1.2			-1.2	V
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$	$I_{OH} = -0.4 \text{ mA}$	V <sub>CC</sub> -2	2		V <sub>CC</sub> -2	2		
V0			$I_{OH} = -3 \text{ mA}$	2.4	3.2		2.4	3.2		V
VOH		V <sub>CC</sub> = 4.5 V	$I_{OH} = -12 \text{ mA}$	2						v
			$I_{OH} = -15 \text{ mA}$				2			
			I <sub>OL</sub> = 12 mA		0.25	0.4		0.25	0.4	
V <sub>OL</sub>	V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 24 mA					0.35	0.5	V	
			I <sub>OL</sub> = 48 mA <sup>†</sup>					0.35	0.5	
lozh		V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.7 V			20			20	μΑ
l <sub>OZL</sub>		$V_{CC} = 5.5 \text{ V},$	V <sub>O</sub> = 0.4 V			-20			-20	μΑ
Ιį		$V_{CC} = 5.5 \text{ V},$	V <sub>I</sub> = 7 V			0.1			0.1	mA
lн		V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 2.7 V			20			20	μΑ
I <sub>I</sub> L		V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 0.4 V			-0.2			-0.1	mA
IO§		V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.25 V	-20		-112	-30		-112	mA
Icc	SN74ALS540	V <sub>CC</sub> = 5.5 V	Outputs high					5	10	
			Outputs low					13	22	
			Outputs disabled					11	19	A
	'ALS541	V <sub>CC</sub> = 5.5 V	Outputs high		6	14		6	14	mA
			Outputs low		15	25		15	25	
			Outputs disabled		13.5	32		13.5	22	

### switching characteristics (see Figure 1)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC}$ = 4.5 V to 5.5 V, $C_L$ = 50 pF, $R1$ = 500 $\Omega$ , $R2$ = 500 $\Omega$ , $T_A$ = MIN to MAX $\P$						UNIT
			SN54A	LS541	SN74A	LS540	SN74A	LS541	
			MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>PLH</sub>	А	A Y	4	17	2	12	4	14	ns
<sup>t</sup> PHL			2	14	2	9	2	10	116
<sup>t</sup> PZH	ŌĒ	DE Y	5	18	5	15	5	15	ns
<sup>t</sup> PZL			8	28	8	20	8	20	115
t <sub>PHZ</sub>	ŌĒ	· ·	1	12	1	10	1	10	ns
t <sub>PLZ</sub>		ſ	2	14	2	12	2	12	115

<sup>¶</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.



<sup>†</sup> Applies only to the -1 version and only if V<sub>CC</sub> is between 4.75 V and 5.25 V ‡ All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C. § The output conditions have been chosen to produce a current that closely approximates one-half of the true short-circuit output current, I<sub>OS</sub>.

# PARAMETER MEASUREMENT INFORMATION SERIES 54ALS/74ALS AND 54AS/74AS DEVICES



NOTES: A.  $C_L$  includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. When measuring propagation delay items of 3-state outputs, switch S1 is open.
- D. All input pulses have the following characteristics: PRR  $\leq$  1 MHz,  $t_f = t_f = 2$  ns, duty cycle = 50%.
- E. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third—party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments
Post Office Box 655303
Dallas, Texas 75265

Copyright © 2002, Texas Instruments Incorporated