

HiPerFET™


Power MOSFETs

Q-Class

IXFJ 32N50Q


$V_{DSS} = 500 \text{ V}$
 $I_{D(cont)} = 32 \text{ A}$
 $R_{DS(on)} = 0.15 \Omega$
 $t_{rr} < 250 \text{ ns}$

N-Channel Enhancement Mode
 Avalanche Rated
 High dv/dt, Low t_{rr} , HDMOS™ Family



Preliminary data sheet

Symbol	Test Conditions	Maximum Ratings	
V_{DSS}	$T_J = 25^\circ\text{C}$ to 150°C	500	V
V_{DGR}	$T_J = 25^\circ\text{C}$ to 150°C ; $R_{GS} = 1 \text{ M}\Omega$	500	V
V_{GS}	Continuous	± 20	V
V_{GSM}	Transient	± 30	V
I_{D25}	$T_C = 25^\circ\text{C}$	32	A
I_{DM}	$T_C = 25^\circ\text{C}$, pulse width limited by T_{JM}	128	A
I_{AR}	$T_C = 25^\circ\text{C}$	32	A
E_{As}	$T_C = 25^\circ\text{C}$	1.5	J
E_{AR}	$T_C = 25^\circ\text{C}$	45	mJ
dv/dt	$I_S \leq I_{DM}$, $di/dt \leq 100 \text{ A}/\mu\text{s}$, $V_{DD} \leq V_{DSS}$, $T_J \leq 150^\circ\text{C}$, $R_G = 2 \Omega$	5	V/ns
P_D	$T_C = 25^\circ\text{C}$	360	W
T_J		-55 ... +150	$^\circ\text{C}$
T_{JM}		150	$^\circ\text{C}$
T_{stg}		-55 ... +150	$^\circ\text{C}$
T_L	1.6 mm (0.062 in.) from case for 10 s	300	$^\circ\text{C}$



G = Gate, D = Drain,
 S = Source, TAB = Drain

Features

- Low profile, high power package
- Long creep and strike distances
- Easy up-grade path for TO-220 designs
- Low $R_{DS(on)}$, low Qg process
- Rugged polysilicon gate cell structure
- Unclamped Inductive Switching (UIS) rated
- Low package inductance
 - easy to drive and to protect
- Fast intrinsic Rectifier

Applications

- DC-DC converters
- Synchronous rectification
- Battery chargers
- Switched-mode and resonant-mode power supplies
- DC choppers
- AC motor control
- Temperature and lighting controls
- Low voltage relays

Advantages

- High power, low profile package
- Space savings
- High power density


Symbol	Test Conditions	Characteristic Values ($T_J = 25^\circ\text{C}$, unless otherwise specified)		
		min.	typ.	max.
V_{DSS}	$V_{GS} = 0 \text{ V}$, $I_D = 250 \mu\text{A}$	500		V
$V_{GS(th)}$	$V_{DS} = V_{GS}$, $I_D = 4 \text{ mA}$	2		V
I_{GSS}	$V_{GS} = \pm 20 \text{ V}$, $V_{DS} = 0$			$\pm 100 \text{ nA}$
I_{DSS}	$V_{DS} = V_{DSS}$, $V_{GS} = 0 \text{ V}$			100 μA 1 mA
$R_{DS(on)}$	$V_{GS} = 10 \text{ V}$, $I_D = 0.5 I_{D25}$ Pulse test, $t \leq 300 \mu\text{s}$, duty cycle $d \leq 2 \%$			0.15 Ω

Symbol	Test Conditions	Characteristic Values ($T_J = 25^\circ\text{C}$, unless otherwise specified)		
		min.	typ.	max.
g_{fs}	$V_{DS} = 10\text{ V}; I_D = 0.5 I_{D25}$, pulse test	18	28	S
C_{iss}	$V_{GS} = 0\text{ V}, V_{DS} = 25\text{ V}, f = 1\text{ MHz}$		3950	pF
C_{oss}			640	pF
C_{rss}			210	pF
$t_{d(on)}$	$V_{GS} = 10\text{ V}, V_{DS} = 0.5 \cdot V_{DSS}, I_D = 0.5 I_{D25}$ $R_G = 2\ \Omega$ (External)		35	ns
t_r			42	ns
$t_{d(off)}$			75	ns
t_f			20	ns
$Q_{g(on)}$	$V_{GS} = 10\text{ V}, V_{DS} = 0.5 \cdot V_{DSS}, I_D = 0.5 I_{D25}$		153	nC
Q_{gs}			26	nC
Q_{gd}			85	nC
R_{thJC}			0.35	K/W
R_{thCK}		0.25		K/W

Source-Drain Diode

Symbol	Test Conditions	Characteristic Values ($T_J = 25^\circ\text{C}$, unless otherwise specified)		
		min.	typ.	max.
I_S	$V_{GS} = 0\text{ V}$			32 A
I_{SM}	Repetitive; pulse width limited by T_{JM}			128 A
V_{SD}	$I_F = I_S, V_{GS} = 0\text{ V}$, Pulse test, $t \leq 300\ \mu\text{s}$, duty cycle $d \leq 2\%$			1.5 V
t_{rr}	$I_F = I_S - di/dt = 100\text{ A}/\mu\text{s}, V_R = 100\text{ V}$		0.75	250 ns
Q_{rr}			7.5	μC
I_{RM}				A

TO-268 Outline



All metal area are
solder plated
1 - gate
2 - drain (collector)
3 - source (emitter)
4 - drain (collector)

Dim.	Inches		Millimeters	
	Min	Max	Min	Max
A	.193	.201	4.90	5.10
A1	.106	.114	2.70	2.90
b	.045	.057	1.15	1.45
b2	.075	.083	1.90	2.10
C	.016	.026	.040	.065
C2	.057	.063	1.45	1.60
D	.543	.551	13.80	14.00
D1	.488	.500	12.40	12.70
E	.624	.632	15.85	16.05
E1	.524	.535	13.30	13.60
e	.215 BSC		5.45 BSC	
H	1.365	1.395	34.67	35.43
L	.780	.800	19.81	20.32
L1	.079	.091	2.00	2.30
L2	.039	.045	1.00	1.15

Figure 1. Output Characteristics at 25°C




Figure 2. Output Characteristics at 125°C




Figure 3. $R_{DS(on)}$ normalized to 15A/25°C vs. I_D




Figure 4. $R_{DS(on)}$ normalized to 15A/25°C vs. T_J




Figure 5. Drain Current vs. Case Temperature




Figure 6. Admittance Curves




Figure 7. Gate Charge




Figure 8. Capacitance Curves




Figure 9. Forward Voltage Drop of the Intrinsic Diode




Figure 10. Transient Thermal Resistance

