

CMOS Logic MN4000B Series

MN4042B/MN4042BS

6932852 PANASONIC INDL, ELECTRONIC

66C 05003 D T-46-07-05

MN4042B / MN4042BS

Quad D Latches

Description

The MN4042B/S are quad D latches which have a common clock line and different data input terminals.

When the input (E₁) is "H" level, the output (O) shows the input (D) while input (E₀) is on the positive going edge; when the input (E₀) is on the negative going edge, output (O) maintains the input (D).

When the input (E₀) is on the negative going edge, the output (D) does not change even if input (D) changes.


When input (E₁) is at the "L" level, input (D) appears on the output (O) while input (E₀) is at the "L" level, and while input (E₀) is at the "H" level, Latch operates.

The MN4042B/S are equivalent to MOTOROLA MC14042B and RCA CD4042B.


Truth Table

Input		Output
E ₀	E ₁	O
L	L	D
L	H	latch
H	L	latch
H	H	D

Logic Diagram



P-3





16-Pin • Plastic DIL Package

P-4



16-Pin • Pinflat Package (SO-16D)

Pin Configuration



CMOS Logic MN4000B Series

MN4042B/MN4042BS

6932852 PANASONIC INDL. ELECTRONIC

66C 05004

D T-46-07-05

■ Maximum Ratings ($T_a=25^\circ\text{C}$)

Item	Symbol	Ratings	Unit
Supply Voltage	V_{DD}	$-0.5 \sim +18$	V
Input Voltage	V_i	$-0.5 \sim V_{DD} + 0.5^*$	V
Output Voltage	V_o	$-0.5 \sim V_{DD} + 0.5^*$	V
Peak Input · Output Current	$\pm I_i$	max. 10	mA
Power Dissipation (per package)	$T_a = -40 \sim +60^\circ\text{C}$	P_D max. 400 Decrease up to 200mW rating at $8\text{mW}/^\circ\text{C}$	mW
	$T_a = +60 \sim +85^\circ\text{C}$		
Power Dissipation (per output terminal)	P_D	max. 100	mW
Operating Ambient Temperature	T_{opr}	$-40 \sim +85$	$^\circ\text{C}$
Storage Temperature	T_{stg}	$-65 \sim +150$	$^\circ\text{C}$

* $V_{DD} + 0.5\text{V}$ should be under 18V■ DC Characteristics ($V_{SS}=0\text{V}$)

Item	V_{DD} (V)	Sym- bol	Conditions	$T_a = -40^\circ\text{C}$		$T_a = 25^\circ\text{C}$		$T_a = 85^\circ\text{C}$		Unit
				min.	max.	min.	max.	min.	max.	
Quiescent Power Supply Current	5	I_{DD}	$V_i = V_{SS}$ or V_{DD}	—	4	—	4	—	30	μA
	10			—	8	—	8	—	60	
	15			—	16	—	16	—	120	
Output Voltage Low Level	5	V_{OL}	$V_i = V_{SS}$ or V_{DD} $ I_o < 1\mu\text{A}$	—	0.05	—	0.05	—	0.05	V
	10			—	0.05	—	0.05	—	0.05	
	15			—	0.05	—	0.05	—	0.05	
Output Voltage High Level	5	V_{OH}	$V_i = V_{SS}$ or V_{DD} $ I_o < 1\mu\text{A}$	4.95	—	4.95	—	4.95	—	V
	10			9.95	—	9.95	—	9.95	—	
	15			14.95	—	14.95	—	14.95	—	
Input Voltage Low Level	5	V_{IL}	$ I_o < 1\mu\text{A}$ $V_o = 0.5\text{V}$ or 4.5V $V_o = 1\text{V}$ or 9V $V_o = 1.5\text{V}$ or 13.5V	—	1.5	—	1.5	—	1.5	V
	10			—	3	—	3	—	3	
	15			—	4	—	4	—	4	
Input Voltage High Level	5	V_{IH}	$ I_o < 1\mu\text{A}$ $V_o = 0.5\text{V}$ or 4.5V $V_o = 1\text{V}$ or 9V $V_o = 1.5\text{V}$ or 13.5V	3.5	—	3.5	—	3.5	—	V
	10			7	—	7	—	7	—	
	15			11	—	11	—	11	—	
Output Current Low Level	5	I_{OL}	$V_o = 0.4\text{V}, V_i = 0$ or 5V $V_o = 0.5\text{V}, V_i = 0$ or 10V $V_o = 1.5\text{V}, V_i = 0$ or 15V	0.52	—	0.44	—	0.36	—	mA
	10			1.3	—	1.1	—	0.9	—	
	15			3.6	—	3	—	2.4	—	
Output Current High Level	5	$-I_{OH}$	$V_o = 4.6\text{V}, V_i = 0$ or 5V $V_o = 9.5\text{V}, V_i = 0$ or 10V $V_o = 13.5\text{V}, V_i = 0$ or 15V	0.52	—	0.44	—	0.36	—	mA
	10			1.3	—	1.1	—	0.9	—	
	15			3.6	—	3	—	2.4	—	
Output Current High Level	5	$-I_{OH}$	$V_o = 2.5\text{V}, V_i = 0$ or 5V	1.7	—	1.4	—	1.1	—	mA
Input Leakage Current	15	$\pm I_i$	$V_i = 0$ or 15V	—	0.3	—	0.3	—	1	μA

CMOS Logic MN4000B Series

MN4042B/MN4042BS

6932852 PANASONIC INDL/ELECTRONIC


66C 05005

DT-46-07-05


■ Switching Characteristics ($T_a = 25^\circ\text{C}$, $V_{SS} = 0\text{V}$, $C_L = 50\text{pF}$)

Item	V_{DD} (V)	Symbol	min.	typ.	max.	Unit
Output Rise Time	5	t_{TLH}	—	60	180	ns
	10		—	30	90	
	15		—	20	60	
Output Fall Time	5	t_{THL}	—	60	180	ns
	10		—	30	90	
	15		—	20	60	
Propagation Delay Time D→O, $\bar{O}$ (H→L)	5	t_{PHL}	—	95	285	ns
	10		—	40	120	
	15		—	30	90	
Propagation Delay Time D→O, $\bar{O}$ (L→H)	5	t_{PLH}	—	85	255	ns
	10		—	40	120	
	15		—	30	90	
Propagation Delay Time E→O, $\bar{O}$ (H→L)	5	t_{PHL}	—	130	390	ns
	10		—	50	150	
	15		—	35	105	
Propagation Delay Time E→O, $\bar{O}$ (L→H)	5	t_{PLH}	—	120	360	ns
	10		—	50	150	
	15		—	35	105	
Minimum Enable Pulse Width	5	t_{WE}	—	45	135	ns
	10		—	20	60	
	15		—	15	45	
Set-up Time D→E	5	t_{su}	—	10	30	ns
	10		—	5	20	
	15		—	5	20	
Hold Time D→E	5	t_{hold}	—	-5	15	ns
	10		—	0	15	
	15		—	0	15	
Input Capacitance		C_i	—	—	7.5	pF

● Dynamic Signal Waveforms



Waveforms showing propagation delays for D to O, with latch enabled

Waveforms showing minimum enable pulse width, set-up time and hold time for E and D
Set-up and hold-times are shown as positive values but may be specified as negative values.

Panasonic