



## Features

- Synchronizes to clock-and-sync-pair to maintain minimal phase skew between the master-clock and the redundant slave-clock
- Supports ITU-T G.813 option 1, G.823 for 2048 kbs and G.824 for 1544 kbs interfaces
- Supports Telcordia GR-1244-CORE Stratum 3/4/4E
- Supports ANSI T1.403 and ETSI ETS 300 011 for ISDN primary rate interfaces
- Accepts three input references and synchronizes to any combination of 2 kHz, 8 kHz, 1.544 MHz, 2.048 MHz, 8.192 MHz, 16.384 MHz or 19.44 MHz inputs
- Provides a range of clock outputs: 1.544 MHz (DS1), 2.048 MHz (E1), 3.088 MHz, 16.384 MHz, and 19.44 MHz (SDH), and either 4.096 MHz and 8.192 MHz or 32.768 MHz and 65.536 MHz, and a choice of 6.312 MHz (DS2), 8.448 MHz (E2), 44.736 MHz (DS3) or 34.368 MHz (E3)
- Provides 5 styles of 8 kHz framing pulses and a 2 kHz multi-frame pulse
- Holdover frequency accuracy of  $1 \times 10^{-8}$
- Selectable loop filter 1.8 Hz, 3.6 Hz or 922 Hz
- Less than 20 ps<sub>rms</sub> intrinsic jitter on the 19.44 MHz output clock, compliant with GR-253-CORE OC-3 and G.813 STM-1 specifications

## Ordering Information

ZL30105QDG 64 pin TQFP

-40°C to +85°C

- Less than 0.6 ns<sub>pp</sub> intrinsic jitter on all output clocks and frame pulses
- Manual or Automatic hitless reference switching
- Provides Lock, Holdover and selectable Out of Range indication
- Simple hardware control interface
- Selectable external master clock source: Clock Oscillator or Crystal

## Applications

- Synchronization and timing control for multi-trunk SDH and T1/E1 systems such as DSLAMs, Gateways and PBXs
- Clock and frame pulse source for AdvancedTCA™- and other time division multiplex (TDM) buses




Figure 1 - Functional Block Diagram

## Description

The ZL30105 SDH/PDH System Synchronizer contains a digital phase-locked loop (DPLL), which provides timing and synchronization for SDH and T1/E1 transmission equipment. It provides advanced support for systems deploying redundant clocks.

The ZL30105 generates SBI, ST-BUS and other TDM clock and framing signals that are phase locked to one of three network references or to a system master-clock reference. It helps ensure system reliability by monitoring its references for frequency accuracy and stability and by maintaining tight phase alignment between the master-clock and slave-clock outputs even in the presence of high network jitter.

The ZL30105 is intended to be the central timing and synchronization resource for network equipment that complies with ITU-T, Telcordia, ETSI and ANSI network specifications.

## Table of Contents

<b>1.0 Pin Description</b> .....	6
<b>2.0 Functional Description</b> .....	10
2.1 Reference Select Multiplexer (MUX) .....	10
2.2 Reference Monitor .....	10
2.3 Time Interval Error (TIE) Corrector Circuit .....	13
2.4 Digital Phase Lock Loop (DPLL) .....	16
2.5 Frequency Synthesizers .....	17
2.6 State Machine .....	17
2.7 Master Clock .....	17
<b>3.0 Control and Modes of Operation</b> .....	18
3.1 Application Selection .....	18
3.2 Loop Filter and Limiter Selection .....	18
3.3 Output Clock and Frame Pulse Selection .....	19
3.4 Modes of Operation .....	19
3.4.1 Freerun Mode .....	19
3.4.2 Holdover Mode .....	20
3.4.3 Normal Mode .....	20
3.4.4 Automatic Mode .....	21
3.5 Reference Switching .....	21
3.5.1 Manual Reference Switching .....	21
3.5.2 Automatic Reference Switching .....	22
3.5.2.1 Automatic Reference Switching - Coarse Reference Failure .....	23
3.5.2.2 Automatic Reference Switching - Reference Frequency Out-of-Range .....	24
3.6 Clock Redundancy Support .....	25
<b>4.0 Measures of Performance</b> .....	29
4.1 Jitter .....	29
4.2 Jitter Generation (Intrinsic Jitter) .....	29
4.3 Jitter Tolerance .....	29
4.4 Jitter Transfer .....	29
4.5 Frequency Accuracy .....	29
4.6 Holdover Accuracy .....	29
4.7 Pull-in Range .....	30
4.8 Lock Range .....	30
4.9 Phase Slope .....	30
4.10 Time Interval Error (TIE) .....	30
4.11 Maximum Time Interval Error (MTIE) .....	30
4.12 Phase Continuity .....	30
4.13 Lock Time .....	30
<b>5.0 Applications</b> .....	31
5.1 Power Supply Decoupling .....	31
5.2 Master Clock .....	31
5.2.1 Clock Oscillator .....	32
5.2.2 Crystal Oscillator .....	32
5.3 Power Up Sequence .....	33
5.4 Reset Circuit .....	33
5.5 Clock Redundancy System Architecture .....	34
<b>6.0 Characteristics</b> .....	36
6.1 AC and DC Electrical Characteristics .....	36
6.2 Performance Characteristics .....	44
<b>7.0 References</b> .....	48

## List of Figures

Figure 1 - Functional Block Diagram .....	1
Figure 2 - Pin Connections (64 pin TQFP) .....	5
Figure 3 - Reference Monitor Circuit .....	11
Figure 4 - Behaviour of the Dis/Re-qualify Timer .....	11
Figure 5 - DS1 Out-of-Range Thresholds for APP_SEL1:0=00 .....	12
Figure 6 - E1 Out-of-Range Thresholds for APP_SEL=01 .....	12
Figure 7 - Out-of-Range Thresholds for APP_SEL=10 and APP_SEL=11 .....	13
Figure 8 - REF2_SYNC Reference Monitor .....	13
Figure 9 - Timing Diagram of Hitless Reference Switching .....	14
Figure 10 - Timing Diagram of Hitless Mode Switching .....	15
Figure 11 - DPLL Block Diagram .....	16
Figure 12 - Mode Switching in Normal Mode .....	21
Figure 13 - Reference Switching in Normal Mode .....	22
Figure 14 - Reference Selection in Automatic Mode (MODE_SEL=11) .....	22
Figure 15 - Mode Switching in Automatic Mode .....	23
Figure 16 - Automatic Reference Switching - Coarse Reference Failure .....	24
Figure 17 - Automatic Reference Switching - Out-of-Range Reference Failure .....	25
Figure 18 - Examples of REF2 & REF2_SYNC to Output Alignment .....	26
Figure 19 - Clock Redundancy with Two Independent Timing Cards .....	27
Figure 20 - Recommended Power Supply Decoupling .....	31
Figure 21 - Clock Oscillator Circuit .....	32
Figure 22 - Crystal Oscillator Circuit .....	33
Figure 23 - Power-Up Reset Circuit .....	33
Figure 24 - Typical Clocking Architecture of an ECTF H.110 System .....	34
Figure 25 - Typical Clocking Architecture of a PICMG AdvancedTCA™ System .....	35
Figure 26 - Timing Parameter Measurement Voltage Levels .....	37
Figure 27 - REF0/1/2 Input Timing and Input to Output Timing .....	38
Figure 28 - REF2_SYNC Timing .....	38
Figure 29 - E1 Output Timing Referenced to F8/F32o .....	41
Figure 30 - DS1 Output Timing Referenced to F8/F32o .....	42
Figure 31 - SDH Output Timing Referenced to F8/F32o .....	42
Figure 32 - DS3, E3, E2 and DS2 Output Timing Referenced to F8/F32o .....	43




Figure 2 - Pin Connections (64 pin TQFP)

## 1.0 Pin Description

Pin #	Name	Description
1	GND	<b>Ground.</b> 0 V
2	V <sub>CORE</sub>	<b>Positive Supply Voltage.</b> +1.8 V <sub>DC</sub> nominal
3	LOCK	<b>Lock Indicator (Output).</b> This output goes to a logic high when the PLL is frequency locked to the selected input reference.
4	HOLDOVER	<b>Holdover (Output).</b> This output goes to a logic high whenever the PLL goes into holdover mode.
5	REF_FAIL0	<b>Reference 0 Failure Indicator (Output).</b> A logic high at this pin indicates that the REF0 reference frequency has exceeded the out-of-range limit set by the APP_SEL pins or that it is exhibiting abrupt phase or frequency changes.
6	REF_FAIL1	<b>Reference 1 Failure Indicator (Output).</b> A logic high at this pin indicates that the REF1 reference frequency has exceeded the out-of-range limit set by the APP_SEL pins or that it is exhibiting abrupt phase or frequency changes.
7	REF_FAIL2	<b>Reference 2 Failure Indicator (Output).</b> A logic high at this pin indicates that the REF2 reference frequency has exceeded the out-of-range limit set by the APP_SEL pins or that it is exhibiting abrupt phase or frequency changes.
8	TDO	<b>Test Serial Data Out (Output).</b> JTAG serial data is output on this pin on the falling edge of TCK. This pin is held in high impedance state when JTAG scan is not enabled.
9	TMS	<b>Test Mode Select (Input).</b> JTAG signal that controls the state transitions of the TAP controller. This pin is internally pulled up to V <sub>DD</sub> . If this pin is not used then it should be left unconnected.
10	TRST	<b>Test Reset (Input).</b> Asynchronously initializes the JTAG TAP controller by putting it in the Test-Logic-Reset state. This pin should be pulsed low on power-up to ensure that the device is in the normal functional state. This pin is internally pulled up to V <sub>DD</sub> . If this pin is not used then it should be connected to GND.
11	TCK	<b>Test Clock (Input):</b> Provides the clock to the JTAG test logic. If this pin is not used then it should be pulled down to GND.
12	V <sub>CORE</sub>	<b>Positive Supply Voltage.</b> +1.8 V <sub>DC</sub> nominal
13	GND	<b>Ground.</b> 0 V
14	AV <sub>CORE</sub>	<b>Positive Analog Supply Voltage.</b> +1.8 V <sub>DC</sub> nominal
15	TDI	<b>Test Serial Data In (Input).</b> JTAG serial test instructions and data are shifted in on this pin. This pin is internally pulled up to V <sub>DD</sub> . If this pin is not used then it should be left unconnected.
16	HMS	<b>Hitless Mode Switching (Input).</b> The HMS input controls phase accumulation during the transition from Holdover or Freerun mode to Normal mode on the same reference. A logic low at this pin will cause the ZL30105 to maintain the delay stored in the TIE corrector circuit when it transitions from Holdover or Freerun mode to Normal mode. A logic high on this pin will cause the ZL30105 to measure a new delay for its TIE corrector circuit thereby minimizing the output phase movement when it transitions from Holdover or Freerun mode to Normal mode.
17	MODE_SEL0	<b>Mode Select 0 (Input).</b> This input combined with MODE_SEL1 determines the mode of operation, see Table 4 on page 19.
18	MODE_SEL1	<b>Mode Select 1 (Input).</b> See MODE_SEL0 pin description.

Pin #	Name	Description
19	$\overline{\text{RST}}$	<b>Reset (Input).</b> A logic low at this input resets the device. On power up, the $\overline{\text{RST}}$ pin must be held low for a minimum of 300 ns after the power supply pins have reached the minimum supply voltage. When the $\overline{\text{RST}}$ pin goes high, the device will transition into a Reset state for 3 ms. In the Reset state all outputs will be forced into high impedance.
20	OSCo	<b>Oscillator Master Clock (Output).</b> For crystal operation, a 20 MHz crystal is connected from this pin to OSCi. This output is not suitable for driving other devices. For clock oscillator operation, this pin must be left unconnected.
21	OSCi	<b>Oscillator Master Clock (Input).</b> For crystal operation, a 20 MHz crystal is connected from this pin to OSCo. For clock oscillator operation, this pin must be connected to a clock source.
22	IC	<b>Internal Connection.</b> Leave unconnected.
23	GND	<b>Ground.</b> 0 V
24	APP_SEL1	<b>Application Selection 1 (Input).</b> This input combined with APP_SEL0 selects the application that the ZL30105 is optimized for, see Table 1 on page 18.
25	$V_{DD}$	<b>Positive Supply Voltage.</b> +3.3 V <sub>DC</sub> nominal
26	OUT_SEL2	<b>Output Selection 2 (Input).</b> This input selects the signals on the combined output clock and frame pulse pins, see Table 3 on page 19.
27	OUT_SEL1	<b>Output Selection 1 (Input).</b> This input combined with OUT_SEL0 selects the signals on the combined output clock pin C6/8.4/34/44o, see Table 3 on page 19.
28	OUT_SEL0	<b>Output Selection 0 (Input).</b> See OUT_SEL1 description.
29	AV <sub>DD</sub>	<b>Positive Analog Supply Voltage.</b> +3.3 V <sub>DC</sub> nominal
30	C6/8.4/34/44o	<b>Clock 6.312 MHz, 8.448 MHz, 34.368 MHz or 44.736 MHz (Output).</b> This output is used in DS2, E2, E3 or DS3 applications. The output frequency is selected via the OUT_SEL1 and OUT_SEL0 pins, see Table 3 on page 19.
31	C3o	<b>Clock 3.088 MHz (Output).</b> This output is used in DS1 applications.
32	C1.5o	<b>Clock 1.544 MHz (Output).</b> This output is used in DS1 applications. This clock output pad includes a Schmitt input which serves as a PLL feedback path; proper transmission-line termination should be applied to maintain reflections below Schmitt trigger levels.
33	AGND	<b>Analog Ground.</b> 0 V
34	AGND	<b>Analog Ground.</b> 0 V
35	AV <sub>CORE</sub>	<b>Positive Analog Supply Voltage.</b> +1.8 V <sub>DC</sub> nominal
36	AV <sub>DD</sub>	<b>Positive Analog Supply Voltage.</b> +3.3 V <sub>DC</sub> nominal
37	AV <sub>DD</sub>	<b>Positive Analog Supply Voltage.</b> +3.3 V <sub>DC</sub> nominal
38	F2ko	<b>Multi Frame Pulse (Output).</b> This is a 2 kHz 51 ns active high framing pulse, which marks the beginning of a multi frame.
39	C19o	<b>Clock 19.44 MHz (Output).</b> This output is used in SDH applications.
40	AGND	<b>Analog Ground.</b> 0 V
41	AGND	<b>Analog Ground.</b> 0 V

Pin #	Name	Description
42	$\overline{C4/C65o}$	<b>Clock 4.096 MHz or 65.536 MHz (Output).</b> This output is used for ST-BUS operation at 2.048 Mbit/s, 4.096 Mbit/s or 65.536 MHz (ST-BUS 65.536 Mbit/s). The output frequency is selected via the OUT_SEL2 pin, see Table 3 on page 19.
43	C8/C32o	<b>Clock 8.192 MHz or 32.768 MHz (Output).</b> This output is used for ST-BUS and GCI operation at 8.192 Mb/s or for operation with a 32.768 MHz clock. The output frequency is selected via the OUT_SEL2 pin, see Table 3 on page 19.  In C8 mode, this clock output pad uses an included Schmitt input as a PLL feedback path; proper transmission-line termination should be applied to maintain reflections below Schmitt trigger levels.
44	AV <sub>DD</sub>	<b>Positive Analog Supply Voltage.</b> +3.3 V <sub>DC</sub> nominal
45	AV <sub>DD</sub>	<b>Positive Analog Supply Voltage.</b> +3.3 V <sub>DC</sub> nominal
46	C2o	<b>Clock 2.048 MHz (Output).</b> This output is used for standard E1 interface timing and for ST-BUS operation at 2.048 Mbit/s.  This clock output pad includes a Schmitt input which serves as a PLL feedback path; proper transmission-line termination should be applied to maintain reflections below Schmitt trigger levels.
47	$\overline{C16o}$	<b>Clock 16.384 MHz (Output).</b> This output is used for ST-BUS operation with a 16.384 MHz clock.  This clock output pad includes a Schmitt input which serves as a PLL feedback path; proper transmission-line termination should be applied to maintain reflections below Schmitt trigger levels.
48	F8/F32o	<b>Frame Pulse (Output).</b> This is an 8 kHz 122 ns active high framing pulse or it is an 8 kHz 31 ns active high framing pulse, which marks the beginning of a frame. The pulse width is selected via the OUT_SEL2 pin, see Table 3 on page 19.
49	$\overline{F4/F65o}$	<b>Frame Pulse ST-BUS 2.048 Mbit/s or ST-BUS at 65.536 MHz clock (Output).</b> This output is an 8 kHz 244 ns active low framing pulse which marks the beginning of an ST-BUS frame. This is typically used for ST-BUS operation at 2.048 Mbit/s and 4.096 Mbit/s. Or this output is an 8 kHz 15 ns active low framing pulse, typically used for ST-BUS operation with a clock rate of 65.536 MHz. The pulse width is selected via the OUT_SEL2 pin, see Table 3 on page 19.
50	$\overline{F16o}$	<b>Frame Pulse ST-BUS 8.192 Mbit/s (Output).</b> This is an 8 kHz 61 ns active low framing pulse, which marks the beginning of an ST-BUS frame. This is typically used for ST-BUS operation at 8.192 Mbit/s.
51	AGND	<b>Analog Ground.</b> 0 V
52	IC	<b>Internal Connection.</b> Connect this pin to ground.
53	REF_SEL0	<b>Reference Select 0 (Input/Output).</b> In the manual mode of operation, REF_SEL0 is an input. As an input REF_SEL0 combined with REF_SEL1 selects the reference input that is used for synchronization, see Table 6 on page 22.  In the Automatic mode of operation, REFSEL0 is an output indicating which of the input references is the being selected. This pin is internally pulled down to GND.
54	REF_SEL1	<b>Reference Select 1 (Input/Output).</b> See REF_SEL0 pin description.
55	REF0	<b>Reference (Input).</b> This is one of three (REF0, REF1 and REF2) input reference sources used for synchronization. One of seven possible frequencies may be used: 2 kHz, 8 kHz, 1.544 MHz, 2.048 MHz, 8.192 MHz, 16.384 MHz or 19.44 MHz. This pin is internally pulled down to GND.

Pin #	Name	Description
56	REF1	<b>Reference (Input).</b> See REF0 pin description.
57	REF2	<b>Reference (Input).</b> See REF0 pin description.
58	REF2_SYNC	<b>REF2 Synchronization Frame Pulse (Input).</b> This is the 2 kHz or 8 kHz (multi) frame pulse synchronization input associated with the REF2 reference. While the PLL is locked to the REF2 input reference the output (multi) frame pulses are synchronized to this input. This pin is internally pulled down to GND.
59	SEC_MSTR	<b>Secondary Master Mode Selection (Input).</b> A logic low at this pin selects the Primary Master mode of operation with 1.8 Hz or 3.6 Hz DPLL loop filter bandwidth. A logic high selects Secondary Master mode which forces the PLL to clear its TIE corrector circuit and lock to the selected reference using a high bandwidth loop filter and a phase slope limiting of 9.5 ms/s.
60	APP_SEL0	<b>Application Selection (Input).</b> See APP_SEL1 pin description.
61	V <sub>DD</sub>	<b>Positive Supply Voltage.</b> +3.3 V <sub>DC</sub> nominal
62	IC	<b>Internal Connection.</b> Connect to GND.
63	TIE_CLR	<b>TIE Circuit Reset (Input).</b> A logic low at this input resets the Time Interval Error (TIE) correction circuit resulting in a realignment of input phase with output phase.
64	FASTLOCK	<b>Fast Lock (Input).</b> Set temporarily high to allow the ZL30105 to quickly lock to the input reference (one second locking time).

## 2.0 Functional Description

The ZL30105 is an SDH/PDH Synchronizer for Redundant System Clocks, providing timing and synchronization signals to interface circuits for the following types of primary rate digital transmission links, see Table 1:

- DS1 compliant with ANSI T1.403 and Telcordia GR-1244-CORE Stratum 4/4E
- E1 compliant with ITU-T G.703 and ETSI ETS 300 011
- PDH compliant with Telcordia GR-1244-CORE Stratum 3
- SDH compliant with ITU-T G.813 option 1 and Telcordia GR-253-CORE

Figure 1 is a functional block diagram of the ZL30105 which is described in the following sections.

### 2.1 Reference Select Multiplexer (MUX)

The ZL30105 accepts three simultaneous reference input signals and operates on their rising edges. One of them, the primary reference (REF0), the secondary reference (REF1) or the tertiary reference (REF2) signal is selected as input to the TIE Corrector Circuit based on the Reference Selection (REF\_SEL1:0) inputs.

The use of the combined REF2 and REF2\_SYNC inputs allows for a very accurate phase alignment of the output frame pulses to the 2 kHz or 8 kHz (multi) frame pulse supplied to the REF2\_SYNC input. This feature supports the implementation of Primary and Secondary Master system clocks in AdvancedTCA or H.110 systems.

### 2.2 Reference Monitor

The input references are monitored by three independent reference monitor blocks, one for each reference. The block diagram of a single reference monitor is shown in Figure 3. For each reference clock, the frequency is detected and the clock is continuously monitored for three independent criteria that indicate abnormal behavior of the reference signal, for example; long term drift from its nominal frequency or excessive jitter. To ensure proper operation of the reference monitor circuit, the minimum input pulse width restriction of 15 nsec must be observed.

- **Reference Frequency Detector (RFD):** This detector determines whether the frequency of the reference clock is 2 kHz, 8 kHz, 1.544 MHz, 2.048 MHz 8.192 MHz, 16.384 MHz or 19.44 MHz and provides this information to the various monitor circuits and the phase detector circuit of the DPLL.
- **Precise Frequency Monitor (PFM):** This circuit determines whether the frequency of the reference clock is within the selected accuracy range, see Table 1.
- **Coarse Frequency Monitor (CFM):** This circuit monitors the reference frequency over intervals of approximately 30  $\mu$ s to quickly detect large frequency changes.
- **Single Cycle Monitor (SCM):** This detector checks the period of a single clock cycle to detect large phase hits or the complete loss of the clock.




Figure 3 - Reference Monitor Circuit

Exceeding the thresholds of any of the monitors forces the corresponding REF\_FAIL pin to go high. The single cycle and coarse frequency failure flags force the DPLL into Holdover mode and feed a timer that disqualifies the reference input signal when the failures are present for more than 2.5 s. The single cycle and coarse frequency failures must be absent for 10 s to let the timer re-qualify the input reference signal as valid. Multiple failures of less than 2.5 s each have an accumulative effect and will disqualify the reference eventually. This is illustrated in Figure 4 where REF0 experiences disruptions while REF1 is stable.




Figure 4 - Behaviour of the Dis/Re-qualify Timer

When the incoming signal returns to normal (REF\_FAIL=0), the DPLL returns to Normal mode with the output signal locked to the input signal. Each of the monitors has a build-in hysteresis to prevent flickering of the REF\_FAIL status pin at the threshold boundaries. The precise frequency monitor and the timer do not affect the mode (Holdover/Normal) of the DPLL.

If the device is set to Automatic mode (MODE\_SEL1:0=11), then the state machine does not immediately switch to another reference. If the single cycle and/or coarse frequency failures persist for more than 2.5 s or the precise frequency monitor detects a failure, then the state machine will switch to another valid reference if that is available. If there no other reference available, it stays in Holdover mode.

The precise frequency monitor's failure thresholds are selected with the APP\_SEL pins based on the ZL30105 applications, see Table 1. Figure 5, Figure 6 and Figure 7 show the out of range limits for various master clock accuracies. It will take the precise frequency monitor up to 10 s to qualify or disqualify the input reference.




Figure 5 - DS1 Out-of-Range Thresholds for APP\_SEL1:0=00






Figure 6 - E1 Out-of-Range Thresholds for APP\_SEL=01



**Figure 7 - Out-of-Range Thresholds for APP\_SEL=10 and APP\_SEL=11**

In addition to the monitoring of the REF2 reference signal the companion REF2\_SYNC input signal is also monitored for failure (see Figure 8).

**Sync Ratio Monitor (SRM):** This monitor detects if the REF2\_SYNC signal is a 2 kHz or an 8 kHz signal. It also checks the number of REF2 reference clock cycles in a single REF2\_SYNC frame pulse period to determine the integrity of the REF2\_SYNC signal, for example there must be exactly 256 clock cycles of a 2.048 MHz REF2 reference clock in a single REF2\_SYNC 8 kHz frame pulse period to validate the REF2\_SYNC signal. If the REF2 and REF2\_SYNC inputs are selected for synchronization and the Sync Ratio Monitor detects a failure, the DPLL will abandon the mechanism of aligning the output frame pulse to the REF2\_SYNC pulse. Instead only the REF2 reference will be used for synchronization.




**Figure 8 - REF2\_SYNC Reference Monitor**

### 2.3 Time Interval Error (TIE) Corrector Circuit

The TIE Circuit eliminates phase transients on the output clock that may occur during reference switching or the recovery from Holdover mode to Normal mode.

On recovery from Holdover mode (dependent on the HMS pin) or when switching to another reference input, the TIE corrector circuit measures the phase delay between the current phase (feedback signal) and the phase of the selected reference signal. This delay value is stored in the TIE corrector circuit. This circuit creates a new virtual reference signal that is at the same phase position as the feedback signal. By using the virtual reference, the PLL minimizes the phase transient it experiences when it recovers from Holdover mode.

The delay value can be reset by setting the TIE Corrector Circuit Clear pin (TIE\_CLR) low for at least 15 ns. This results in a phase alignment between the input reference signal and the output clocks and frame pulses as shown in Figure 27. The speed of the phase alignment correction is limited by the selected loop filter bandwidth and the phase slope limit (see Table 2). Convergence is always in the direction of least phase travel. TIE\_CLR can be kept low continuously; in that case the output clocks will always align with the selected input reference. This is illustrated in Figure 9.



**Figure 9 - Timing Diagram of Hitless Reference Switching**

The Hitless Mode Switching (HMS) pin enables phase hitless returns from Freerun and Holdover modes to Normal mode in a single reference operation. A logic low at the HMS input disables the TIE circuit updating the delay value thereby forcing the output of the PLL to gradually move back to the original point before it went into Holdover mode. (see Figure 10). This prevents accumulation of phase in network elements. A logic high (HMS=1) enables the TIE circuit to update its delay value thereby preventing a large output phase movement after return to Normal mode. This causes accumulation of phase in network elements. In both cases the PLL's output can be aligned with the input reference by setting TIE\_CLR low. Regardless of the HMS pin state, reference switching in the ZL30105 is always hitless unless TIE\_CLR is kept low continuously.




Figure 10 - Timing Diagram of Hitless Mode Switching

Examples:

**HMS=1:** When ten Normal to Holdover to Normal mode transitions occur and in each case the Holdover mode was entered for 2 seconds then the accumulated phase change (MTIE) could be as large as 330 ns.

- $\text{Phase}_{\text{holdover\_drift}} = 0.01 \text{ ppm} \times 2 \text{ s} = 20 \text{ ns}$
- $\text{Phase}_{\text{mode\_change}} = 0 \text{ ns} + 13 \text{ ns} = 13 \text{ ns}$
- $\text{Phase}_{10 \text{ changes}} = 10 \times (200 \text{ ns} + 13 \text{ ns}) = 330 \text{ ns}$

where:

- 0.01 ppm is the accuracy of the Holdover mode
- 0 ns is the maximum phase discontinuity in the transition from the Normal mode to the Holdover mode
- 13 ns is the maximum phase discontinuity in the transition from the Holdover mode to the Normal mode when a new TIE corrector value is calculated

**HMS=0:** When the same ten Normal to Holdover to Normal mode changes occur and in each case Holdover mode was entered for 2 seconds, then the overall MTIE would be 20 ns. As the delay value for the TIE corrector circuit is not updated, there is no 13 ns measurement error at this point. The phase can still drift for 20 ns when the PLL is in Holdover mode but when the PLL enters Normal mode again, the phase moves back to the original point so the phase is not accumulated.

## 2.4 Digital Phase Lock Loop (DPLL)

The DPLL of the ZL30105 consists of a phase detector, a limiter, a loop filter and a digitally controlled oscillator as shown in Figure 11. The data path from the phase detector to the limiter is tapped and routed to the lock indicator that provides a lock indication which is output at the LOCK pin.




Figure 11 - DPLL Block Diagram

**Phase Detector** - the phase detector compares the virtual reference signal from the TIE corrector circuit with the feedback signal and provides an error signal corresponding to the phase difference between the two. This error signal is passed to the limiter circuit.

**Limiter** - the limiter receives the error signal from the phase detector and ensures that the DPLL responds to all input transient conditions with a maximum output phase slope compliant with the applicable standards. The phase slope limit is dependent on the APP\_SEL1:0 and SEC\_MSTR pins and is listed in Table 2.

**Loop Filter** - the loop filter is similar to a first order low pass filter with a bandwidth of 1.8 Hz or 3.6 Hz, suitable to provide Primary Master timing. When Secondary Master mode is selected (SEC\_MSTR=1), the filter bandwidth is set to 922 Hz. For stability reasons, the loop filter bandwidth for 2 kHz and 8 kHz reference inputs is limited to a maximum of 14 Hz and 58 Hz respectively.

**Digitally Controlled Oscillator (DCO)** - the DCO receives the limited and filtered signal from the Loop Filter, and based on its value, generates a corresponding digital output signal. The synchronization method of the DCO is dependent on the state of the ZL30105.

In Normal Mode, the DCO provides an output signal which is frequency and phase locked to the selected input reference signal.

In Holdover Mode, the DCO is free running at a frequency equal to the frequency that the DCO was generating in Normal Mode. The frequency in Holdover mode is calculated from frequency samples stored 26 ms to 52 ms before the ZL30105 entered Holdover mode. This ensures that the coarse frequency monitor and the single cycle monitor have time to disqualify a bad reference before it corrupts the holdover frequency.

In Freerun Mode, the DCO is free running with an accuracy equal to the accuracy of the OSCi 20 MHz source.

**Lock Indicator** - the lock detector monitors if the output value of the phase detector is within the phase-lock-window for a certain time. The selected phase-lock-window guarantees the stable operation of the LOCK pin with maximum network jitter and wander on the reference input. If the DPLL goes into Holdover mode (auto or manual), the LOCK pin will initially stay high for 1 s in Primary Master mode. In Secondary Master mode, LOCK remains high for 0.1 s. If at that point the DPLL is still in holdover mode, the LOCK pin will go low; subsequently the LOCK pin will not return high for at least the full lock-time duration. In Freerun mode the LOCK pin will go low immediately.

## 2.5 Frequency Synthesizers

The output of the DCO is used by the frequency synthesizers to generate the output clocks and frame pulses which are synchronized to one of three reference inputs (REF0, REF1 or REF2). The frequency synthesizer uses digital techniques to generate output clocks and advanced noise shaping techniques to minimize the output jitter. The clock and frame pulse outputs have limited driving capability and should be buffered when driving high capacitance loads.

## 2.6 State Machine

As shown in Figure 1, the state machine controls the TIE Corrector Circuit and the DPLL. The control of the ZL30105 is based on the inputs MODE\_SEL1:0, REF\_SEL1:0 and HMS.

## 2.7 Master Clock

The ZL30105 can use either a clock or crystal as the master timing source. For recommended master timing circuits, see the Applications - Master Clock section.

### 3.0 Control and Modes of Operation

#### 3.1 Application Selection

APP_SEL	Application	Applicable Standard	Out Of Range Limits
00	DS1	ANSI T1.403 Telcordia GR-1244-CORE Stratum 4/4E	64 - 83 ppm
01	E1	ITU-T G.703 ETSI ETS 300 011	100 - 130 ppm
10	PDH Stratum 3	Telcordia GR-1244-CORE Stratum 3	9.2 - 12 ppm
11	SDH	ITU-T G.813 Option 1 Telcordia GR-253-CORE	9.2 - 12 ppm

Table 1 - Application Selection and the Out of Range Limits

#### 3.2 Loop Filter and Limiter Selection

The loop filter and limiter settings are selected through the APP\_SEL and SEC\_MSTR pins, see Table 2. The maximum loop filter bandwidth is also dependent on the frequency of the currently selected reference (REF0/1/2).

APP_SEL	SEC_MSTR	Detected REF Frequency	Loop Filter Bandwidth	Phase Slope Limiting
00, 01, 10	0	any	1.8 Hz	61 $\mu$ s
11	0	any	3.6 Hz	7.5 $\mu$ s
00, 01, 10, 11	1	2 kHz	14 Hz	9.5 ms /s
		8 kHz	58 Hz	9.5 ms /s
		1.544 MHz, 2.048 MHz, 8.192 MHz, 16.384 MHz, 19.44 MHz	922 Hz	9.5 ms /s

Table 2 - Loop Filter and Limiter Settings

### 3.3 Output Clock and Frame Pulse Selection

The output of the DCO is used by the frequency synthesizers to generate the output clocks and frame pulses which are synchronized to one of three reference inputs (REF0, REF1 or REF2). These signals are available in two groups controlled by the OUT\_SEL2:0 pins, see Table 3.

OUT_SEL2	Generated Clocks	Generated Frame Pulses
0	C2o, $\overline{C4o}$ , C8o, C16o	$\overline{F4o}$ , F8o, $\overline{F16o}$
1	C2o, $\overline{C16o}$ , C32, $\overline{C65o}$	$\overline{F16o}$ , F32o, $\overline{F65o}$
<b>OUT_SEL1:0</b>		
00	C6o	
01	C8.4o	
10	C34o	
11	C44o	

Table 3 - Clock and Frame Pulse Selection with OUT\_SEL Pin

### 3.4 Modes of Operation

The ZL30105 has three possible manual modes of operation; Normal, Holdover and Freerun. These modes are selected with mode select pins MODE\_SEL1 and MODE\_SEL0 as is shown in Table 4. Transitioning from one mode to the other is controlled by an external controller. The ZL30105 can be configured to automatically select a valid input reference under control of its internal state machine by setting MODE\_SEL1:0 = 11. In this mode of operation, a state machine controls selection of references (REF0 or REF1) used for synchronization.

MODE_SEL1	MODE_SEL0	Mode
0	0	Normal (with automatic Holdover)
0	1	Holdover
1	0	Freerun
1	1	Automatic (Normal with automatic Holdover and automatic reference switching)

Table 4 - Operating Modes

#### 3.4.1 Freerun Mode

Freerun mode is typically used when an independent clock source is required, or immediately following system power-up before network synchronization is achieved.

In Freerun mode, the ZL30105 provides timing and synchronization signals which are based on the master clock frequency (supplied to OSCi pin) only, and are not synchronized to the reference input signals.

The accuracy of the output clock is equal to the accuracy of the master clock (OSCi). So if a  $\pm 32$  ppm output clock is required, the master clock must also be  $\pm 32$  ppm. See Applications - Section 5.2, "Master Clock".

### 3.4.2 Holdover Mode

Holdover Mode is typically used for short durations while network synchronization is temporarily disrupted.

In Holdover Mode, the ZL30105 provides timing and synchronization signals, which are not locked to an external reference signal, but are based on storage techniques. The storage value is determined while the device is in Normal Mode and locked to an external reference signal.

When in Normal Mode, and locked to the input reference signal, a numerical value corresponding to the ZL30105 output reference frequency is stored alternately in two memory locations every 26 ms. When the device is switched into Holdover Mode, the value in memory from between 26 ms and 52 ms is used to set the output frequency of the device. The frequency accuracy of Holdover Mode is 0.01 ppm.

Two factors affect the accuracy of Holdover mode. One is drift on the master clock while in Holdover mode, drift on the master clock directly affects the Holdover mode accuracy. Note that the absolute master clock (OSCi) accuracy does not affect Holdover accuracy, only the *change* in OSCi accuracy while in Holdover. For example, a  $\pm 32$  ppm master clock may have a temperature coefficient of  $\pm 0.1$  ppm per  $^{\circ}\text{C}$ . So a  $\pm 10$   $^{\circ}\text{C}$  change in temperature, while the ZL30105 is in Holdover mode may result in an additional offset (over the 0.01 ppm) in frequency accuracy of  $\pm 1$  ppm. Which is much greater than the 0.01 ppm of the ZL30105. The other factor affecting the accuracy is large jitter on the reference input prior to the mode switch.

### 3.4.3 Normal Mode


Normal mode is typically used when a system clock source, synchronized to the network is required. In Normal mode, the ZL30105 provides timing (C1.5o, C2o, C4o, C8o, C16o, C19o, C32 and C65o) and frame synchronization (F2ko, F4o, F8o, F16o, F32o and F65o) signals, which are synchronized to one of three reference inputs (REF0, REF1 or REF2). The input reference signal may have a nominal frequency of 2 kHz, 8 kHz, 1.544 MHz, 2.048 MHz, 8.192 MHz, 16.384 MHz or 19.44 MHz. The frequency of the reference inputs are automatically detected by the reference monitors.

When the ZL30105 comes out of RESET while Normal mode is selected by its MODE\_SEL pins then it will initially go into Holdover mode and generate clocks with the accuracy of its freerunning local oscillator (see Figure 12). If the ZL30105 determines that its selected reference is disrupted (see Figure 3), it will remain in Holdover until the selected reference is no longer disrupted or the external controller selects another reference that is not disrupted. If the ZL30105 determines that its selected reference is not disrupted (see Figure 3) then the state machine will cause the DPLL to recover from Holdover via one of two paths depending on the logic level at the HMS pin. If HMS=0 then the ZL30105 will transition directly to Normal mode and it will align its output signals with its selected input reference (see Figure 10). If HMS=1 then the ZL30105 will transition to Normal mode via the TIE correction state and the phase difference between the output signals and the selected input reference will be maintained.

When the ZL30105 is operating in Normal mode, if it determines that its selected reference is disrupted (Figure 3) then its state machine will cause it to automatically go to Holdover mode. When the ZL30105 determines that its selected reference is not disrupted then the state machine will cause the DPLL to recover from Holdover via one of two paths depending on the logic level at the HMS pin (see Figure 12). If HMS=0 then the ZL30105 will transition directly to Normal mode and it will align its output signals with its input reference (see Figure 10). If HMS=1 then the ZL30105 will transition to Normal mode via the TIE correction state and the phase difference between the output signals and the input reference will be maintained.

If the reference selection changes because the value of the REF\_SEL1:0 pins changes or because the reference selection state machine selected a different reference input, the ZL30105 goes into Holdover mode and returns to Normal mode through the TIE correction state regardless of the logic value on HMS pin.

ZL30105 provides a fast lock pin (FASTLOCK), which, when set high enables the PLL to lock to an incoming reference within approximately 1 s.



REF\_DIS=1: Current selected reference disrupted (see Figure 3). REF\_DIS is an internal signal.

REF\_CH= 1: Reference change, a transition in the reference selection (see Figure 14) or a change in the REF\_SEL pins. REF\_CH is an internal signal.

**Figure 12 - Mode Switching in Normal Mode**

### 3.4.4 Automatic Mode

The Automatic mode combines the functionality of the Normal mode (automatic Holdover) with automatic reference switching. The automatic reference switching is described in more detail in section 3.5.2, “Automatic Reference Switching”.

## 3.5 Reference Switching

### 3.5.1 Manual Reference Switching

In the manual modes of operation (MODE\_SEL1:0 ≠ 11) the active reference input (REF0, REF1 or REF2) is selected by the REF\_SEL1 and REF\_SEL0 pins as shown in Table 5. When the logic value of the REF\_SEL pins is changed when the DPLL is in Normal mode, the ZL30105 will perform a hitless reference switch.

REF_SEL1	REF_SEL0	Input Reference Selected
0	0	REF0
0	1	REF1
1	0	REF2
1	1	REF2

**Table 5 - Manual Reference Selection**

When the REF\_SEL inputs are used in Normal mode to force a change from the currently selected reference to another reference, the action of the LOCK output will depend on the relative frequency and phase offset of the old and new references. Where the new reference has enough frequency offset and/or TIE-corrected phase offset to force the output outside the phase-lock-window, the LOCK output will de-assert, the lock-qualify timer is reset, and LOCK will stay de-asserted for the full lock-time duration. Where the new reference is close enough in frequency and TIE-corrected phase for the output to stay within the phase-lock-window, the LOCK output will remain asserted through the reference-switch process.




Figure 13 - Reference Switching in Normal Mode

### 3.5.2 Automatic Reference Switching

In the automatic mode of operation (MODE\_SEL1:0 = 11), the ZL30105 automatically selects a reference input that is not out-of-range (REF\_OOR=0, see Figure 3). The state machine can only select REF0 or REF1; REF2 cannot be selected in the Automatic mode (see Figure 14).

If the current reference (REF0 or REF1) used for synchronization fails, the state machine will switch to the other reference. If both references fail then the ZL30105 enters the Holdover mode without switching to another reference. When the ZL30105 comes out of reset or when REF2 is the current reference when the ZL30105 is put in the Automatic mode, then REF0 has priority over REF1. Otherwise there is no preference for REF0 or REF1 which is referred to as non-revertive reference selection.





Figure 14 - Reference Selection in Automatic Mode (MODE\_SEL=11)

In the automatic mode of operation, both pins REF\_SEL1 and REF\_SEL0 are configured as outputs. The logic level on the REF\_SEL0 output indicates the current input reference being selected for synchronization (see Table 6).

REF_SEL1 (output pin)	REF_SEL0 (output pin)	Input Reference
0	0	REF0
0	1	REF1

Table 6 - The Reference Selection Pins in the Automatic Mode (MODE\_SEL=11)

The mode selection state machine behaves differently in Automatic mode in that when both reference REF0 and reference REF1 are out of range (REF\_OOR=1), the state machine will select the Holdover state. In Normal mode the reference out of range (REF\_OOR) status is ignored by the state machine. This is illustrated in Figure 15.




**Figure 15 - Mode Switching in Automatic Mode**

### 3.5.2.1 Automatic Reference Switching - Coarse Reference Failure

When the currently-active input reference in Automatic mode fails in a coarse manner, the REF\_DIS internal signal places the device in holdover, with the HOLDOVER pin and the REF\_FAIL pin asserted. This can occur through triggering the Single Cycle Monitor, or the Coarse Frequency Monitor, in the Reference Monitor block. If the reference does not correct itself within the lock-disqualify duration (1 second) the LOCK pin is de-asserted. If the reference does not correct itself within the reference-disqualify duration (2.5 seconds) the HOLDOVER pin is de-asserted and the REF\_SEL outputs indicate that the device has switched to the other reference. The LOCK pin remains de-asserted for the full lock-time duration, regardless of the phase and frequency offset of the old and new references. Figure 16 illustrates this process.

If the reference corrects itself within the lock-disqualify duration (< 1 second) the HOLDOVER pin is de-asserted, and the REF\_FAIL pin is de-asserted. The LOCK pin remains asserted. No reference switching takes place, and the REF\_SEL outputs indicate that the device has remained locked to the old reference.


If the reference does not correct itself within the lock-disqualify duration (1 second), but does correct itself within the reference-disqualify duration (< 2.5 seconds) the HOLDOVER pin is de-asserted, the REF\_FAIL pin is de-asserted, and the REF\_SEL outputs indicate that the device has remained locked to the old reference. However the LOCK pin is de-asserted, the lock-qualify timer is reset, and the LOCK pin remains de-asserted for the full lock-time duration. See 6.2, "Performance Characteristics" on page 44 for lock-time duration.



**Figure 16 - Automatic Reference Switching - Coarse Reference Failure**

### 3.5.2.2 Automatic Reference Switching - Reference Frequency Out-of-Range

When the currently-active input reference in Automatic mode fails through a subtle frequency offset, the REF\_FAIL output is asserted as soon as the Precise Frequency Monitor indicates an out-of-range reference (10 to 20 seconds). The HOLDOVER output is briefly asserted (approximately three reference input cycles) and the REF\_SEL outputs indicate that the device has switched to the other reference. Where the new reference is close enough in frequency and TIE-corrected phase for the output to stay within the phase-lock-window, the LOCK output will remain asserted through the reference-switch process. Where the new reference has enough frequency offset and/or TIE-corrected phase offset to force the output outside the phase-lock-window, the LOCK output will de-assert, the lock-qualify timer is reset, and LOCK will stay de-asserted for the full lock-time duration. Figure 17 illustrates this process.



**Figure 17 - Automatic Reference Switching - Out-of-Range Reference Failure**

### 3.6 Clock Redundancy Support

In general, clock redundancy implies that the redundant timing card DPLL tracks the output clock and/or frame pulse of the active timing card DPLL. In case that the active timing card fails, the devices that use the active clock and/or frame pulse must be able to switch to the redundant clock and/or frame pulse without experiencing disruptions. Therefore the redundant signals must closely track the active signals. The ZL30105 supports this kind of clock redundancy in various ways;

- Lock only to the active clock. The ZL30105 uses the 922 Hz loop filter bandwidth to closely track the active clock, even in the presence of jitter on the active clock. However the active and redundant frame pulse may not be aligned.
- Lock to the active frame pulse. Both the redundant clock and frame pulse will be aligned with the active clock and frame pulse. However the ZL30105 loop filter bandwidth is limited to 14 Hz (2 kHz active frame pulse) or 58 Hz (8 kHz active frame pulse). Therefore the redundant clock and frame pulse will not track the active frame pulse as closely in the presence of jitter on the active frame pulse as with a 922 Hz loop filter bandwidth.
- Lock to both the active clock and associated frame pulse. The ZL30105 uses the 922 Hz loop filter bandwidth and thereby track the active clock and frame pulse in the presence of jitter on the active signals. It will also align the redundant frame pulse with the active frame pulse.

The method of clock redundancy shown in Figure 19 is that the redundant timing card is frequency and phase locked to the active clock and frame pulse. The redundant card is configured as Secondary Master (SEC\_MSTR=1) and continuously adjusts the phase of its output clocks and frame pulses to match that of the active clock and frame pulse. In this mode of operation, the bandwidth of the redundant timing card's DPLL is much larger than that of the active timing card's DPLL, 922 Hz versus 1.8 Hz. Therefore the redundant clocks and frame pulses will track the active clock and frame pulse closely even in the presence of the maximum tolerable input jitter and wander on the active timing card's reference input.

The method of synchronization using REF2 and REF2\_SYNC is enabled as soon as a valid 2 kHz or 8 kHz frame pulse is detected on the REF2\_SYNC input. The REF2\_SYNC pulse must be generated from the clock that is present on the REF2 input. The ZL30105 checks the number of REF2 cycles in the REF2\_SYNC period. If this is not the nominal number of cycles, the REF2\_SYNC pulse is considered invalid. For example, if REF2 is a 8.192 MHz clock and REF2\_SYNC is a 8 kHz frame pulse, then there must be exactly 1024 REF2 cycles in a REF2\_SYNC period. If a valid REF2\_SYNC pulse is detected, the ZL30105 will align the rising edges of the REF2 clock and the corresponding output clock such that the rising edge of the F8o/F32o output frame pulse is aligned with the frame boundary indicated by the REF2\_SYNC signal. The rising edges of the REF2 and the corresponding output clock that are aligned, are the ones that lag the rising edges of the REF2\_SYNC and the F8o pulses respectively. This is illustrated in Figure 18. Many combinations of the ZL30105 clock and frame pulse outputs can be used as REF2 and REF2\_SYNC inputs. In general, the active low frame pulses F4o, F16o and F65o would be inverted first before used as a REF2\_SYNC input.





Figure 18 - Examples of REF2 & REF2\_SYNC to Output Alignment



**Figure 19 - Clock Redundancy with Two Independent Timing Cards**

The following is an example of how active/redundant setup can be configured.

The active timing card is set based on the desired application and is set to:

- Primary master mode, SEC\_MSTR=0
- Normal Mode, MODE\_SEL1:0=00 (forces device to the input reference set at REF\_SEL)
- Automatic mode, MODE\_SEL1:0=11 (allows device to auto-switch if reference fails)

The HOLDOVER and REF\_FAIL pins help evaluate quality of clocks and quality of redundant clock.

The redundant timing card is set based on desired applications and is set to:

- Normal (manual) mode, MODE\_SEL1:0=00
- REF2 and REF2\_SYNC as the input reference, REF\_SEL1=1 (forces redundant device to lock to output of active card)
- Secondary master mode, SEC\_MSTR=1

The HOLDOVER and REF\_FAIL pins help evaluate quality of clocks and quality of redundant clock.

When the redundant timing card is switched to becoming the active timing card, the system controller should do the following:

- select Primary Master mode, SEC\_MSTR=0
- select Automatic mode, MODE\_SEL1:0=11

The new active timing card will automatically select a valid input reference REF0 or REF1. If both input references are available and valid, then REF0 will be chosen over REF1. If the new active timing card should use the same input reference (REF0 or REF1) as the old active timing card used before it failed, The system controller should do the following instead:

- select Holdover (manual) mode, MODE\_SEL1:0=01
- select Primary Master mode, SEC\_MSTR=0
- select the required reference (REF0 or REF1) as the input reference
- Normal Mode, MODE\_SEL1:0=00 (forces device to the input reference set at REF\_SEL)
- select Automatic mode, MODE\_SEL1:0=11

It is recommended to maintain HMS=1 when switching from redundant to active through the Holdover mode, to eliminate output phase transients.

When the active timing card is switched to becoming the redundant timing card, the system controller should do the following:

- select Normal (manual) mode, MODE\_SEL1:0=00
- select Secondary Master mode, SEC\_MSTR=1
- select REF2 and REF2\_SYNC as the input reference, REF\_SEL1=1

The ZL30105 allows for the switch from Secondary Master mode to Primary Master mode with no frequency or phase hits on the output clocks. The switch from Primary Master mode to Secondary Master mode may introduce a phase transient on the output clocks as the TIE correction circuit is disabled to allow the Secondary master device to track the active clocks closely.

## 4.0 Measures of Performance

The following are some PLL performance indicators and their corresponding definitions.

### 4.1 Jitter

Timing jitter is defined as the high frequency variation of the clock edges from their ideal positions in time. Wander is defined as the low-frequency variation of the clock edges from their ideal positions in time. High and low frequency variation imply phase oscillation frequencies relative to some demarcation frequency. (Often 10 Hz or 20 Hz for DS1 or E1, higher for SONET/SDH clocks.) Jitter parameters given in this data sheet are total timing jitter numbers, not cycle-to-cycle jitter.

### 4.2 Jitter Generation (Intrinsic Jitter)

Jitter generation is the measure of the jitter produced by the PLL and is measured at its output. It is measured by applying a reference signal with no jitter to the input of the device, and measuring its output jitter. Jitter generation may also be measured when the device is in a non-synchronizing mode, such as free running or holdover, by measuring the output jitter of the device. Jitter is usually measured with various bandlimiting filters depending on the applicable standards.

### 4.3 Jitter Tolerance

Jitter tolerance is a measure of the ability of a PLL to operate properly (i.e., remain in lock and or regain lock in the presence of large jitter magnitudes at various jitter frequencies) when jitter is applied to its reference. The applied jitter magnitude and jitter frequency depends on the applicable standards.

### 4.4 Jitter Transfer

Jitter transfer or jitter attenuation refers to the magnitude of jitter at the output of a device for a given amount of jitter at the input of the device. Input jitter is applied at various amplitudes and frequencies, and output jitter is measured with various filters depending on the applicable standards.

For the Zarlink digital PLLs two internal elements determine the jitter attenuation; the internal low pass loop filter and the phase slope limiter. The phase slope limiter limits the output phase slope to, for example, 61  $\mu$ s/s. Therefore, if the input signal exceeds this rate, such as for very large amplitude low frequency input jitter, the maximum output phase slope will be limited (i.e., attenuated).

Since intrinsic jitter is always present, jitter attenuation will appear to be lower for small input jitter signals than for large ones. Consequently, accurate jitter transfer function measurements are usually made with large input jitter signals (for example 75% of the specified maximum tolerable input jitter).

### 4.5 Frequency Accuracy

The Frequency accuracy is defined as the absolute accuracy of an output clock signal when it is not locked to an external reference, but is operating in a free running mode.

### 4.6 Holdover Accuracy

Holdover accuracy is defined as the absolute accuracy of an output clock signal, when it is not locked to an external reference signal, but is operating using storage techniques. For the ZL30105, the storage value is determined while the device is in Normal Mode and locked to an external reference signal.

#### 4.7 Pull-in Range

Also referred to as capture range. This is the input frequency range over which the PLL must be able to pull into synchronization.

#### 4.8 Lock Range

This is the input frequency range over which the synchronizer must be able to maintain synchronization.

#### 4.9 Phase Slope

Phase slope is measured in seconds per second and is the rate at which a given signal changes phase with respect to an ideal signal. The given signal is typically the output signal. The ideal signal is of constant frequency and is nominally equal to the value of the final output signal or final input signal. Another way of specifying the phase slope is as the fractional change per time unit. For example; a phase slope of 61  $\mu$ s/s can also be specified as 61 ppm.

#### 4.10 Time Interval Error (TIE)

TIE is the time delay between a given timing signal and an ideal timing signal.

#### 4.11 Maximum Time Interval Error (MTIE)

MTIE is the maximum peak to peak delay between a given timing signal and an ideal timing signal within a particular observation period.

#### 4.12 Phase Continuity

Phase continuity is the phase difference between a given timing signal and an ideal timing signal at the end of a particular observation period. Usually, the given timing signal and the ideal timing signal are of the same frequency. Phase continuity applies to the output of the PLL after a signal disturbance due to a reference switch or a mode change. The observation period is usually the time from the disturbance, to just after the synchronizer has settled to a steady state.

#### 4.13 Lock Time

This is the time it takes the PLL to frequency lock to the input signal. Phase lock occurs when the input signal and output signal are aligned in phase with respect to each other within a certain phase distance (not including jitter). Lock time is affected by many factors which include:

- initial input to output phase difference
- initial input to output frequency difference
- PLL loop filter bandwidth
- PLL phase slope limiter
- in-lock phase distance

The presence of input jitter makes it difficult to define when the PLL is locked as it may not be able to align its output to the input within the required phase distance, dependent on the PLL bandwidth and the input jitter amplitude and frequency.


Although a short lock time is desirable, it is not always possible to achieve due to other synchronizer requirements. For instance, better jitter transfer performance is achieved with a lower frequency loop filter which increases lock time. And better (smaller) phase slope performance (limiter) results in longer lock times.

## 5.0 Applications

This section contains ZL30105 application specific details for power supply decoupling, reset operation, clock and crystal operation.

### 5.1 Power Supply Decoupling

It is recommended to place a 100 nF decoupling capacitor close to each pair of power and ground pins as illustrated in Figure 20 to ensure optimal jitter performance.



**Figure 20 - Recommended Power Supply Decoupling**

### 5.2 Master Clock

The ZL30105 can use either a clock or crystal as the master timing source. Zarlink application note ZLAN-68 lists a number of applicable oscillators and crystals that can be used with the ZL30105.

### 5.2.1 Clock Oscillator

When selecting a clock oscillator, numerous parameters must be considered. This includes absolute frequency, frequency change over temperature, output rise and fall times, output levels, duty cycle and phase noise.

1	Frequency	20 MHz
2	Tolerance	as required
3	Rise & fall time	< 10 ns
4	Duty cycle	40% to 60%

Table 7 - Typical Clock Oscillator Specification

The output clock should be connected directly (not AC coupled) to the OSCi input of the ZL30105 and the OSCo output should be left open as shown in Figure 21.




Figure 21 - Clock Oscillator Circuit

### 5.2.2 Crystal Oscillator

Alternatively, a Crystal Oscillator may be used. A complete oscillator circuit made up of a crystal, resistor and capacitors is shown in Figure 22.

The accuracy of a crystal oscillator depends on the crystal tolerance as well as the load capacitance tolerance. Typically, for a 20 MHz crystal specified with a 32 pF load capacitance, each 1 pF change in load capacitance contributes approximately 9 ppm to the frequency deviation. Consequently, capacitor tolerances and stray capacitances have a major effect on the accuracy of the oscillator frequency.

The crystal should be a fundamental mode type - not an overtone. The fundamental mode crystal permits a simpler oscillator circuit with no additional filter components and is less likely to generate spurious responses. A typical crystal oscillator specification and circuit is shown in Table 8 and Figure 22 respectively.

1	Frequency	20 MHz
2	Tolerance	as required
3	Oscillation mode	fundamental
4	Resonance mode	parallel
5	Load capacitance	as required
6	Maximum series resistance	50 Ω

Table 8 - Typical Crystal Oscillator Specification




Figure 22 - Crystal Oscillator Circuit

### 5.3 Power Up Sequence

The ZL30105 requires that the 3.3 V is not powered after the 1.8 V. This is to prevent the risk of latch-up due to the presence of parasitic diodes in the IO pads.

Two options are given:

1. Power-up 3.3 V first, 1.8 V later
2. Power up 3.3 V and 1.8 V simultaneously ensuring that the 3.3 V power is never lower than 1.8 V minus a few hundred millivolts (e.g., by using a schottky diode or controlled slew rate)

### 5.4 Reset Circuit

A simple power up reset circuit with about a 300  $\mu$ s reset low time is shown in Figure 23. Resistor  $R_P$  is for protection only and limits current into the  $\overline{RST}$  pin during power down conditions. The reset low time is not critical but should be greater than 300 ns.




Figure 23 - Power-Up Reset Circuit

## 5.5 Clock Redundancy System Architecture

Carrier-Class Telecommunications Equipment deployed in today's networks guarantee better than 99.999% operational availability (equivalent to less than 7 minutes of downtime per year). This high level of uninterrupted service is achieved by fully redundant architectures with hot swappable cards like an ECTF H.110 or a PICMG AdvancedTCA™ compliant system. Timing for these types of systems can be generated by the ZL30105 which supports primary/secondary master timing protection switching.

The architecture shown in Figure 24 and Figure 25 is based on the ZL30105 being deployed on two separate timing cards; the primary master timing card and the secondary master timing card. In normal operation the primary master timing card receives synchronization from the network and provides timing for the whole system. The redundant secondary master timing card is phase locked to the backplane clock and frame pulse through its REF2 and REF2\_SYNC inputs. These two designated inputs allow the secondary master timing card to track the primary master timing card clocks with minimal phase skew. When the primary master timing card fails unexpectedly (this failure is not related to reference failure) then all switch cards or line cards will detect this failure and they will switch to the timing supplied by the secondary master timing card. The secondary master timing card will be promoted to primary master and switch from using the REF2 and REF2\_SYNC inputs to one of the REF0 or REF1 inputs.




Figure 24 - Typical Clocking Architecture of an ECTF H.110 System




Figure 25 - Typical Clocking Architecture of a PICMG AdvancedTCA™ System

## 6.0 Characteristics

### 6.1 AC and DC Electrical Characteristics

#### Absolute Maximum Ratings\*

	Parameter	Symbol	Min.	Max.	Units
1	Supply voltage	$V_{DD\_R}$	-0.5	4.6	V
2	Core supply voltage	$V_{CORE\_R}$	-0.5	2.5	V
3	Voltage on any digital pin	$V_{PIN}$	-0.5	6	V
4	Voltage on OSCi and OSCo pin	$V_{OSC}$	-0.3	$V_{DD} + 0.3$	V
5	Current on any pin	$I_{PIN}$		30	mA
6	Storage temperature	$T_{ST}$	-55	125	°C
7	TQFP 64 pin package power dissipation	$P_{PD}$			mW
8	ESD rating	$V_{ESD}$		2	kV

\* Exceeding these values may cause permanent damage. Functional operation under these conditions is not implied.

\* Voltages are with respect to ground (GND) unless otherwise stated.

#### Recommended Operating Conditions\*

	Characteristics	Sym.	Min.	Typ.	Max.	Units
1	Supply voltage	$V_{DD}$	2.97	3.30	3.63	V
2	Core supply voltage	$V_{CORE}$	1.62	1.80	1.97	V
3	Operating temperature	$T_A$	-40	25	85	°C

\* Voltages are with respect to ground (GND) unless otherwise stated.

#### DC Electrical Characteristics\*

	Characteristics	Sym.	Min.	Max.	Units	Notes
1	Supply current with: OSCi = 0 V	$I_{DDS}$	1	8	mA	outputs loaded with 30 pF
2	OSCi = Clock, OUT_SEL=000	$I_{DD}$	30	50	mA	
3	OSCi = Clock, OUT_SEL=111	$I_{DD}$	45	68	mA	
4	Core supply current with: OSCi = 0 V	$I_{CORES}$	0	25	μA	
5	OSCi = Clock	$I_{CORE}$	14	22	mA	
6	Schmitt trigger Low to High threshold point	$V_{t+}$	1.47	1.5	V	All device inputs are Schmitt trigger type.
7	Schmitt trigger High to Low threshold point	$V_{t-}$	0.89	0.95	V	
8	Input leakage current	$I_{IL}$	-105	105	μA	$V_I = V_{DD}$ or 0 V
9	High-level output voltage	$V_{OH}$	2.4		V	$I_{OH} = 10$ mA
10	Low-level output voltage	$V_{OL}$		0.4	V	$I_{OL} = 10$ mA

\* Supply voltage and operating temperature are as per Recommended Operating Conditions.


\* Voltages are with respect to ground (GND) unless otherwise stated.

**AC Electrical Characteristics\* - Timing Parameter Measurement Voltage Levels (see Figure 26).**

	Characteristics	Sym.	CMOS	Units
1	Threshold Voltage	$V_T$	$0.5 \cdot V_{DD}$	V
2	Rise and Fall Threshold Voltage High	$V_{HM}$	$0.7 \cdot V_{DD}$	V
3	Rise and Fall Threshold Voltage Low	$V_{LM}$	$0.3 \cdot V_{DD}$	V

\* Supply voltage and operating temperature are as per Recommended Operating Conditions.

\* Voltages are with respect to ground (GND) unless otherwise stated.



**Figure 26 - Timing Parameter Measurement Voltage Levels**

**AC Electrical Characteristics\* - Input timing for REF0, REF1 and REF2 references (see Figure 27).**

	Characteristics	Symbol	Min.	Typ.	Max.	Units
1	2 kHz reference period	$t_{REF2kP}$	484	500	515	$\mu s$
2	8 kHz reference period	$t_{REF8kP}$	121	125	128	$\mu s$
3	1.544 MHz reference period	$t_{REF1.5P}$	338	648	950	ns
4	2.048 MHz reference period	$t_{REF2P}$	263	488	712	ns
5	8.192 MHz reference period	$t_{REF8P}$	63	122	175	ns
6	16.384 MHz reference period	$t_{REF16P}$	38	61	75	ns
7	19.44 MHz reference period	$t_{REF8kP}$	38	51	75	ns
8	reference pulse width high or low	$t_{REFW}$	15			ns

\* Supply voltage and operating temperature are as per Recommended Operating Conditions.

\* Period Min/Max values are the limits to avoid a single-cycle fault detection. Short-term and long-term average periods must be within Out-of-Range limits.




Figure 27 - REF0/1/2 Input Timing and Input to Output Timing

## AC Electrical Characteristics\* - Input timing for REF2\_SYNC (see Figure 28).

	Characteristics	REF2_SYNC frequency	Symbol	Min.	Max.	Units	Notes
1	REF2_SYNC lead time	2 kHz	$t_{SYNC\_LD}$		0	ns	
2		8 kHz	$t_{SYNC\_LD}$		12	ns	
3	REF2_SYNC lag time	2 kHz	$t_{SYNC\_LG}$		$t_{REFP} - 15$	ns	$t_{REFP}$ = minimum period of REF2 clock
4		8 kHz	$t_{SYNC\_LG}$		$t_{REFP} - 28$	ns	$t_{REFP}$ = minimum period of REF2 clock
5	REF2_SYNC pulse width high or low	2 kHz, 8 kHz	$t_{SYNC\_W}$	15		ns	

\* Supply voltage and operating temperature are as per Recommended Operating Conditions.

\* See Figure 18, "Examples of REF2 & REF2\_SYNC to Output Alignment" on page 26 for further explanation.




Figure 28 - REF2\_SYNC Timing

**AC Electrical Characteristics\* - Input to output timing for REF0, REF1 and REF2 references when TIE\_CLR = 0 (see Figure 27).**

	Characteristics	Symbol	Min.	Max.	Units
1	2 kHz reference input to F2ko delay	$t_{REF2kD}$	0.3	1.0	ns
2	2 kHz reference input to F8/F32o delay	$t_{REF2k\_F8D}$	-27.2	-26.5	ns
3	8 kHz reference input to F8/F32o delay	$t_{REF8kD}$	-2.0	-0.3	ns
4	1.544 MHz reference input to C1.5o delay	$t_{REF1.5D}$	-0.9	-0.2	ns
5	1.544 MHz reference input to F8/F32o delay	$t_{REF1.5\_F8D}$	-0.5	0.5	ns
6	2.048 MHz reference input to C2o delay	$t_{REF2D}$	-1.1	-0.2	ns
7	2.048 MHz reference input to F8/F32o delay	$t_{REF2\_F8D}$	-0.2	0.6	ns
8	8.192 MHz reference input to C8o delay	$t_{REF8D}$	-1.5	-0.5	ns
9	8.192 MHz reference input to F8/F32o delay	$t_{REF8\_F8D}$	-0.1	1.2	ns
10	16.384 MHz reference input to C16o delay	$t_{REF16D}$	-1.1	1.9	ns
11	16.384 MHz reference input to F8/F32o delay	$t_{REF16\_F8D}$	29.4	30.3	ns
12	19.44 MHz reference input to C19o delay	$t_{REF19D}$	0.4	1.0	ns
13	19.44 MHz reference input to F8/F32o delay	$t_{REF19\_F8D}$	-1.7	-1.1	ns

\* Supply voltage and operating temperature are as per Recommended Operating Conditions.

## AC Electrical Characteristics\* - E1 output timing (see Figure 29).

	Characteristics	Sym.	Min.	Max.	Units	Notes
1	C2o delay	$t_{C2D}$	-0.4	0.3	ns	outputs loaded with 30 pF
2	C2o pulse width low	$t_{C2L}$	243.2	244.1	ns	
3	F4o pulse width low	$t_{F4L}$	243.5	244.2	ns	
4	F4o delay	$t_{F4D}$	121.5	122.2	ns	
5	C4o pulse width low	$t_{C4L}$	121.1	122.3	ns	
6	C4o delay	$t_{C4D}$	-0.3	1.1	ns	
7	F8o pulse width high	$t_{F8H}$	121.6	123.2	ns	
8	C8o pulse width low	$t_{C8L}$	60.3	61.3	ns	
9	C8o delay	$t_{C8D}$	-0.4	0.3	ns	
10	F16o pulse width low	$t_{F16L}$	61.1	60.6	ns	
11	F16o delay	$t_{F16D}$	29.9	30.8	ns	
12	C16o pulse width low	$t_{C16L}$	28.7	30.8	ns	
13	C16o delay	$t_{C16D}$	-0.5	1.5	ns	
14	F32o pulse width high	$t_{F32H}$	31.8	30.0	ns	
15	C32o pulse width low	$t_{C32L}$	14.7	15.3	ns	
16	C32o delay	$t_{C32D}$	-0.5	0.5	ns	
17	F65o pulse width low	$t_{F65L}$	15.4	14.8	ns	
18	F65o delay	$t_{F65D}$	7.1	8.0	ns	
19	C65o pulse width low	$t_{C65L}$	7.2	8.1	ns	
20	C65o delay	$t_{C65D}$	-1.0	1.0	ns	
21	Output clock and frame pulse rise time	$t_{OR}$	1.1	2.0	ns	
22	Output clock and frame pulse fall time	$t_{OF}$	1.2	2.3	ns	

\* Supply voltage and operating temperature are as per Recommended Operating Conditions.




Figure 29 - E1 Output Timing Referenced to F8/F32o

## AC Electrical Characteristics\* - DS1 output timing (see Figure 30).

	Characteristics	Sym.	Min.	Max.	Units	Notes
1	C1.5o delay	$t_{C1.5D}$	-0.6	0.6	ns	outputs loaded with 30 pF
2	C1.5o pulse width low	$t_{C1.5L}$	323.1	323.8	ns	
3	C3o delay	$t_{C3D}$	-0.7	0.5	ns	
4	C3o pulse width low	$t_{C3L}$	161.1	162.0	ns	
5	Output clock and frame pulse rise time	$t_{OR}$	1.1	2.0	ns	
6	Output clock and frame pulse fall time	$t_{OF}$	1.2	2.3	ns	

\* Supply voltage and operating temperature are as per Recommended Operating Conditions.




Figure 30 - DS1 Output Timing Referenced to F8/F32o

## AC Electrical Characteristics\* - SDH output timing (see Figure 31).

	Characteristics	Sym.	Min.	Max.	Units	Notes
1	C19o delay	$t_{C19D}$	-1.0	0.5	ns	outputs loaded with 30 pF
2	C19o pulse width low	$t_{C19L}$	25.0	25.8	ns	
3	F2ko delay	$t_{F2kD}$	25.0	26.6	ns	
4	F2ko pulse width high	$t_{F2kH}$	51.1	51.8	ns	
5	Output clock and frame pulse rise time	$t_{OR}$	1.1	2.0	ns	
6	Output clock and frame pulse fall time	$t_{OF}$	1.2	2.3	ns	

\* Supply voltage and operating temperature are as per Recommended Operating Conditions.




Figure 31 - SDH Output Timing Referenced to F8/F32o

## AC Electrical Characteristics\* - DS2, E2, E3 and DS3 Output Timing (see Figure 32).

	Characteristics	Sym.	Min.	Max.	Units	Notes
1	C6o delay	$t_{C6D}$	-0.70	0.70	ns	outputs loaded with 30 pF
2	C6o pulse width low	$t_{C6L}$	78.5	79.3	ns	
3	C8.4o delay	$t_{C8.4D}$	-0.8	0.8	ns	
4	C8.4o pulse width low	$t_{C8.4L}$	58.4	59.1	ns	
5	C34o delay	$t_{C34D}$	-0.5	0.5	ns	
6	C34o pulse width low	$t_{C34L}$	13.5	14.4	ns	
7	C44o delay	$t_{C44D}$	-1.0	0.5	ns	
8	C44o pulse width low	$t_{C44L}$	10.4	11.2	ns	
9	Output clock and frame pulse rise time	$t_{OR}$	1.1	2.0	ns	
10	Output clock and frame pulse fall time	$t_{OF}$	1.2	2.3	ns	

\* Supply voltage and operating temperature are as per Recommended Operating Conditions.




Figure 32 - DS3, E3, E2 and DS2 Output Timing Referenced to F8/F32o

**AC Electrical Characteristics\* - OSCi 20MHz Master Clock Input**

	Characteristics	Min.	Max.	Units	Notes
1	Oscillator Tolerance - DS1	-32	+32	ppm	
2	Oscillator Tolerance - E1	-50	+50	ppm	
3	Oscillator Tolerance - PDH Stratum 3	-4.6	+4.6	ppm	
4	Oscillator Tolerance - SDH	-4.6	+4.6	ppm	
5	Duty cycle	40	60	%	
6	Rise time		10	ns	
7	Fall time		10	ns	

\* Supply voltage and operating temperature are as per Recommended Operating Conditions.

**6.2 Performance Characteristics****Performance Characteristics\* - Functional**

	Characteristics	Min.	Max.	Units	Notes
1	Holdover accuracy		0.01	ppm	
2	Holdover stability		0	ppm	Determined by stability of the 20 MHz master clock oscillator
3	Freerun accuracy		0	ppm	Determined by accuracy of the 20 MHz master clock oscillator
<b>Capture range</b>					
4	DS1 / E1	-130	+130	ppm	The 20 MHz master clock oscillator set at 0 ppm
5	PDH Stratum 3 / SDH	-12	+12	ppm	The 20 MHz master clock oscillator set at 0 ppm
<b>Reference Out of Range Threshold (including hysteresis)</b>					
6	DS1	-64 -83	+64 +83	ppm	The 20 MHz master clock oscillator set at 0 ppm
7	E1	-100 -130	+100 +130	ppm	The 20 MHz master clock oscillator set at 0 ppm
8	PDH Stratum 3 / SDH	-9.2 -12	+9.2 +12	ppm	The 20 MHz master clock oscillator set at 0 ppm
<b>Lock Time</b>					
9	DS1 (1.8 Hz filter - all reference frequencies)	40	40	s	$\pm 64$ ppm frequency offset, SEC_MSTR = 0, HMS = 1, TIE_CLR = 1, and FASTLOCK=0.

## Performance Characteristics\* - Functional (continued)

	Characteristics	Min.	Max.	Units	Notes
10	E1 (1.8 Hz filter - all reference frequencies)	40	50	s	$\pm 100$ ppm frequency offset, SEC_MSTR = 0, HMS = 1, TIE_CLR = 1, and FASTLOCK=0
11	PDH Stratum 3 (1.8 Hz filter - all reference frequencies)	48	50	s	$\pm 9.2$ ppm frequency offset, SEC_MSTR = 0, HMS = 1, TIE_CLR = 1, and FASTLOCK=0
12	SDH (3.6 Hz filter - all reference frequencies)	40	40	s	$\pm 9.2$ ppm frequency offset, SEC_MSTR = 0, HMS = 1, TIE_CLR = 1, and FASTLOCK=0
13	SEC_MSTR = 1 (14 Hz filter - 2 kHz reference)	25	25	s	Up to $\pm 100$ ppm frequency offset, HMS = 1, TIE_CLR = 1, and FASTLOCK=0
14	SEC_MSTR = 1 (58 Hz filter - 8 kHz reference)	15	15	s	Up to $\pm 100$ ppm frequency offset, HMS = 1, TIE_CLR = 1, and FASTLOCK=0
15	SEC_MSTR = 1 (922 Hz filter - 1.544 MHz and greater reference frequencies)	1	1	s	Up to $\pm 100$ ppm frequency offset, HMS = 1, TIE_CLR = 1, and FASTLOCK=0
16	fast lock	1	1	s	Up to $\pm 100$ ppm frequency offset, HMS = 1, TIE_CLR = 1, and FASTLOCK=1
<b>Output Phase Continuity (MTIE)</b>					
17	Reference switching		13	ns	TIE_CLR=1
18	Switching from Normal mode to Holdover mode		0	ns	
19	Switching from Holdover mode to Normal mode		13	ns	TIE_CLR=1 and HMS=1
<b>Output Phase Slope</b>					
20	DS1 / E1 / PDH Stratum 3		61	$\mu$ s/s	SEC_MSTR=0
21	SDH		7.5	$\mu$ s/s	SEC_MSTR=0
22	SEC_MSTR=1: clock redundancy support		9.5	ms/s	

\* Supply voltage and operating temperature are as per Recommended Operating Conditions.

**Performance Characteristics\*: Input Wander and Jitter Tolerance Conformance**

Input reference frequency		Standard	Interface
1	1.544 MHz	Telcordia GR-1244-CORE	DS1 Line timing, DS1 External timing
2	2.048 MHz	ITU-T G.823	2048 kbit/s
3	19.44 MHz	ITU-T G.813	Option 1

\* Supply voltage and operating temperature are as per Recommended Operating Conditions.

**Performance Characteristics\*: Output Jitter Generation - ANSI T1.403 conformance**

	Signal	ANSI T1.403 Jitter Generation Requirements			ZL30105 maximum jitter generation	Units
		Jitter measurement filter	Limit in UI	Equivalent limit in the time domain		
<b>DS1 Interface</b>						
1	C1.5o (1.544 MHz)	8 kHz to 40 kHz	0.07 UI <sub>pp</sub>	45.3	0.20	ns <sub>pp</sub>
2		10 Hz to 40 kHz	0.5 UI <sub>pp</sub>	324	0.23	ns <sub>pp</sub>

\* Supply voltage and operating temperature are as per Recommended Operating Conditions.

**Performance Characteristics\*: Output Jitter Generation - ITU-T G.747 conformance**

	Signal	ITU-T G.747 Jitter Generation Requirements			ZL30105 maximum jitter generation	Units
		Jitter measurement filter	Limit in UI	Equivalent limit in the time domain		
<b>DS2 Interface</b>						
1	C6o (6.312 MHz)	10 Hz to 60 kHz	0.05 UI <sub>pp</sub>	7.92	0.13	ns <sub>pp</sub>

\* Supply voltage and operating temperature are as per Recommended Operating Conditions.

**Performance Characteristics\*: Output Jitter Generation - ITU-T G.812 conformance**

	Signal	ITU-T G.812 Jitter Generation Requirements			ZL30105 maximum jitter generation	Units
		Jitter measurement filter	Limit in UI	Equivalent limit in the time domain		
<b>E1 Interface</b>						
1	C2o (2.048 MHz)	20 Hz to 100 kHz	0.05 UI <sub>pp</sub>	24.4	0.26	ns <sub>pp</sub>

\* Supply voltage and operating temperature are as per Recommended Operating Conditions.

**Performance Characteristics\*: Measured Output Jitter - GR-253-CORE and T1.105.03 conformance**

	Signal	Telcordia GR-253-CORE and ANSI T1.105.03 Jitter Generation Requirements			ZL30105 maximum jitter generation	Units
		Jitter Measurement Filter	Limit in UI (1 UI = 6.4 ns)	Equivalent limit in time domain		
<b>OC-3 Interface</b>						
1	C19o	65 kHz to 1.3 MHz	0.15 UI <sub>pp</sub>	0.96	0.22	ns <sub>pp</sub>
2		12 kHz to 1.3 MHz (Category II)	0.1 UI <sub>pp</sub>	0.64	0.22	ns <sub>pp</sub>
3			0.01 UI <sub>rms</sub>	64	19	ps <sub>rms</sub>
4		500 Hz to 1.3 MHz	1.5 UI <sub>pp</sub>	9.65	0.22	ns <sub>pp</sub>

\* Supply voltage and operating temperature are as per Recommended Operating Conditions.

**Performance Characteristics\*: Measured Output Jitter - G.813 conformance (Option 1 and Option 2)**

	Signal	ITU-T G.813 Jitter Generation Requirements			ZL30105 maximum jitter generation	Units
		Jitter Measurement Filter	Limit in UI (1 UI = 6.4 ns)	Equivalent limit in time domain		
<b>STM-1 Option 1 Interface</b>						
1	C19o	65 kHz to 1.3 MHz	0.1 UI <sub>pp</sub>	0.64	0.22	ns <sub>pp</sub>
2		500 Hz to 1.3 MHz	0.5 UI <sub>pp</sub>	3.22	0.22	ns <sub>pp</sub>
<b>STM-1 Option 2 Interface</b>						
3	C19o	12 kHz to 1.3 MHz	0.1 UI <sub>pp</sub>	0.64	0.22	ns <sub>pp</sub>

\* Supply voltage and operating temperature are as per Recommended Operating Conditions.


**Performance Characteristics\* - Unfiltered Jitter Generation**

	<b>Characteristics</b>	<b>Max. [ns<sub>pp</sub>]</b>	<b>Notes</b>
1	C1.5o (1.544 MHz)	0.42	
2	C2o (2.048 MHz)	0.38	
3	C3o (3.088 MHz)	0.53	
4	$\overline{C4o}$ (4.096 MHz)	0.30	
5	C6o (6.312 MHz)	0.58	
6	C8o (8.192 MHz)	0.22	
7	C8.4o (8.448 MHz)	0.55	
8	$\overline{C16o}$ (16.384 MHz)	0.23	
9	C19o (19.44 MHz)	0.42	
10	C32o (32.768 MHz)	0.20	
11	C34o (34.368 MHz)	0.56	
12	C44o (44.736 MHz)	0.60	
13	$\overline{C65o}$ (65.536 MHz)	0.22	
14	F2ko (2 kHz)	0.27	
15	$\overline{F4o}$ (8 kHz)	0.43	
16	F8o (8 kHz)	0.43	
17	$\overline{F16o}$ (8 kHz)	0.44	
18	F32o (8 kHz)	0.43	
19	$\overline{F65o}$ (8 kHz)	0.46	

\* Supply voltage and operating temperature are as per Recommended Operating Conditions.

## 7.0 References

AdvancedTCA, ATCA and the AdvancedTCA and ATCA logos are trademarks of the PCI Industrial Computer Manufacturers Group.



Notes:

1. Pin 1 indicator may be a corner chamfer, dot or both.
2. Controlling dimensions are in millimeters.
3. The top package body size may be smaller than the bottom package body size by a max. of 0.15 mm.
4. Dimension D1 and E1 do not include mould protrusion.
5. Dimension b does not include dambar protusion.
6. Coplanarity, measured at seating plane G, to be 0.08 mm max.
7. Dashed area represents exposed paddle for e-Pad Packages only.
  - See leadframe drawing for e-Pad dimension.
  - Metal area of exposed die pad shall be within 0.30mm of nominal pad size.

Symbol	Control Dimensions in millimetres		Altern. Dimensions in inches	
	MIN	MAX	MIN	MAX
A	---	1.20	---	0.047
A1	0.05	0.15	0.002	0.006
A2	0.95	1.05	0.037	0.041
D	12.00	BSC	0.472	BSC
D1	10.00	BSC	0.394	BSC
E	12.00	BSC	0.472	BSC
E1	10.00	BSC	0.394	BSC
L	0.45	0.75	0.018	0.030
e	0.50	BSC	0.020	BSC
b	0.17	0.27	0.007	0.011
c	0.09	0.20	0.004	0.008
Pin features				
N	64			
ND	16			
NE	16			
NOTE	SQUARE			

Conforms to JEDEC MS-026 ACD Iss. C

© Zarlink Semiconductor 2002 All rights reserved.

ISSUE 1 2 3

ACN 203170 207075 213856

DATE 14Oct97 5Jul99 17Dec02

APPRD.



**ZARLINK**  
SEMICONDUCTOR

Previous package codes

TP/TH

Package Code QD/QG

Package Outline for 64 Lead  
TQFP / e-Pad TQFP  
10x10x1.0mm, +2.0mm  
(footprint)

GPD00450



**For more information about all Zarlink products  
visit our Web Site at**

**[www.zarlink.com](http://www.zarlink.com)**

Information relating to products and services furnished herein by Zarlink Semiconductor Inc. or its subsidiaries (collectively "Zarlink") is believed to be reliable. However, Zarlink assumes no liability for errors that may appear in this publication, or for liability otherwise arising from the application or use of any such information, product or service or for any infringement of patents or other intellectual property rights owned by third parties which may result from such application or use. Neither the supply of such information or purchase of product or service conveys any license, either express or implied, under patents or other intellectual property rights owned by Zarlink or licensed from third parties by Zarlink, whatsoever. Purchasers of products are also hereby notified that the use of product in certain ways or in combination with Zarlink, or non-Zarlink furnished goods or services may infringe patents or other intellectual property rights owned by Zarlink.

This publication is issued to provide information only and (unless agreed by Zarlink in writing) may not be used, applied or reproduced for any purpose nor form part of any order or contract nor to be regarded as a representation relating to the products or services concerned. The products, their specifications, services and other information appearing in this publication are subject to change by Zarlink without notice. No warranty or guarantee express or implied is made regarding the capability, performance or suitability of any product or service. Information concerning possible methods of use is provided as a guide only and does not constitute any guarantee that such methods of use will be satisfactory in a specific piece of equipment. It is the user's responsibility to fully determine the performance and suitability of any equipment using such information and to ensure that any publication or data used is up to date and has not been superseded. Manufacturing does not necessarily include testing of all functions or parameters. These products are not suitable for use in any medical products whose failure to perform may result in significant injury or death to the user. All products and materials are sold and services provided subject to Zarlink's conditions of sale which are available on request.

Purchase of Zarlink's I<sup>2</sup>C components conveys a licence under the Philips I<sup>2</sup>C Patent rights to use these components in and I<sup>2</sup>C System, provided that the system conforms to the I<sup>2</sup>C Standard Specification as defined by Philips.

Zarlink, ZL and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc.

Copyright Zarlink Semiconductor Inc. All Rights Reserved.

**TECHNICAL DOCUMENTATION - NOT FOR RESALE**