



# TDA8595

I<sup>2</sup>C-bus controlled 4 × 45 W power amplifier

Rev. 01 — 20 April 2006

Product data sheet

## 1. General description

The TDA8595 is a complementary quad Bridge Tied Load (BTL) audio power amplifier made in BCDMOS technology. It contains four independent amplifiers in BTL configuration. Through the I<sup>2</sup>C-bus, diagnosis of temperature warning and clipping level is fully programmable and the information available via two diagnostic pins is selectable. The status of each amplifier (output offset, load or no load, short-circuit or speaker incorrectly connected) can be read separately.

## 2. Features

### 2.1 General

- Operates in legacy mode (non I<sup>2</sup>C-bus) and I<sup>2</sup>C-bus mode (3.3 V and 5 V compliant)
- Three hardware programmable I<sup>2</sup>C-bus addresses
- Drive 4 Ω or 2 Ω loads
- Speaker fault detection
- Independent short-circuit protection per channel
- Loss of ground and open V<sub>P</sub> safe (with 150 mΩ series impedance and a supply decoupling capacitor of 2200 µF maximum)
- All outputs short-circuit proof to ground, supply voltage and across the load
- All pins short-circuit proof to ground
- Temperature-controlled gain reduction to prevent audio holes at high junction temperatures
- Low battery voltage detection
- Offset detection

### 2.2 I<sup>2</sup>C-bus mode

- DC load detection: open-circuit, short-circuit and load present
- AC load (tweeter) detection
- During start-up, can detect which load is connected so the appropriate gain can be selected without audio plop
- Independently selectable soft mute of front channels (channel 1 and channel 3) and rear channels (channel 2 and channel 4)
- Programmable gain (26 dB and 16 dB) of front channels and rear channels
- Fully programmable diagnostic levels can be set:
  - ◆ Programmable clip detection: 2 %, 5 % or 10 %
  - ◆ Programmable thermal pre-warning

**PHILIPS**

- Selectable information on the DIAG and STB pins:
  - ◆ The STB pin can be programmed/multiplexed with second clip detection
  - ◆ Clip information of each channel can be directed separately to the DIAG pin or the STB pin
  - ◆ Independent enabling of thermal, clip or load fault detection (short across or to  $V_P$  or to ground) on DIAG pin

### 3. Quick reference data

Table 1: Quick reference data


Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$V_P$	supply voltage	$R_L = 4 \Omega$	8	14.4	18	V
$I_q$	quiescent current	no load	-	270	400	mA
$P_o$	output power	$V_P = 14.4 \text{ V}$				
		$R_L = 4 \Omega; \text{THD} = 0.5 \%$	18	20	-	W
		$R_L = 4 \Omega; \text{THD} = 10 \%$	23	25	-	W
		$R_L = 4 \Omega; \text{maximum power}; V_i = 2 \text{ V (RMS)}$ square wave	37	40	-	W
		$R_L = 2 \Omega; \text{maximum power}; V_i = 2 \text{ V (RMS)}$ square wave	58	64	-	W
THD	total harmonic distortion	$R_L = 4 \Omega; f = 1 \text{ kHz};$ $P_o = 1 \text{ W to } 12 \text{ W}$	-	0.01	0.1	%
$V_{n(o)}$	noise output voltage	filter 20 Hz to 22 kHz; $R_S = 1 \text{ k}\Omega$				
		normal mode	-	45	65	$\mu\text{V}$
		line driver mode	-	22	29	$\mu\text{V}$

### 4. Ordering information

Table 2: Ordering information

Type number	Package			Version
	Name	Description	Version	
TDA8595J	DBS27P	plastic DIL-bent-SIL (special bent) power package; 27 leads (lead length 6.8 mm)		SOT827-1
TDA8595TH	HSOP36	plastic, heatsink small outline package; 36 leads; low stand-off height		SOT851-2
TDA8595SD	RDBS27P	plastic rectangular-DIL-bent-SIL (reverse bent) power package; 27 leads (row spacing 2.54 mm)		SOT878-1

## 5. Block diagram



**Fig 1. Block diagram**



## 6. Pinning information

### 6.1 Pinning




Fig 2. Pin configuration TDA8595J and TDA8595SD




Fig 3. Pin configuration TDA8595TH

## 6.2 Pin description

Table 3: Pin description

Symbol	Pin		Description
	TDA8595J	TDA8595TH	
ADSEL	1	28	I <sup>2</sup> C-bus address select
STB	2	29	standby (I <sup>2</sup> C-bus mode) or mode pin (legacy mode); programmable second clip indicator
PGND2	3	31	power ground channel 2
OUT2-	4	32	negative channel 2 output
DIAG	5	33	diagnostic/clip detection output
OUT2+	6	30	positive channel 2 output
V <sub>P2</sub>	7	34 and 35	supply voltage 2
n.c.	-	1	not connected
OUT1-	8	2	negative channel 1 output
PGND1	9	3	power ground channel 1
OUT1+	10	4	positive channel 1 output
SVR	11	5	half supply filter capacitor
IN1	12	6	channel 1 input
IN2	13	7	channel 2 input
n.c.	-	8	not connected
SGND	14	9	signal ground

Table 3: Pin description ...continued

Symbol	Pin		Description
	TDA8595J	TDA8595TH TDA8595SSD [1]	
n.c.	-	10	not connected
IN4	15	11	channel 4 input
IN3	16	12	channel 3 input
ACGND	17	13	AC ground input
OUT3+	18	14	positive channel 3 output
n.c.	-	15	not connected
PGND3	19	16	power ground channel 3
OUT3-	20	17	negative channel 3 output
n.c.	-	18 and 19	not connected
V <sub>P1</sub>	21	20 and 21	supply voltage 1
OUT4+	22	25	positive channel 4 output
SCL	23	22	I <sup>2</sup> C-bus clock input
OUT4-	24	23	negative channel 4 output
PGND4	25	24	power ground channel 4
SDA	26	26	I <sup>2</sup> C-bus data input/output
n.c.	-	27	not connected
TAB	27	36	heatsink connection; must be connected to ground

[1] To keep the output pins on the front side, special reverse bending is applied.

## 7. Functional description

The TDA8595 is a complementary quad Bridge Tied Load (BTL) audio power amplifier made in BCDMOS technology. It contains four independent amplifiers in BTL configuration (see [Figure 1](#)). Through the I<sup>2</sup>C-bus, the diagnostic functions of temperature level and clip level is fully programmable and the information to be shown on the two diagnostic pins can be selected. The status of each amplifier (output offset, load or no load, short-circuit or speaker incorrectly connected) can be read separately. The TDA8595 is protected against overvoltage, short-circuit, over-temperature, open ground and open V<sub>P</sub> connections.

Three different I<sup>2</sup>C-bus addresses are selected with an external resistor connected to the ADSEL pin. If the ADSEL pin is short-circuit to ground, the TDA8595 operates in legacy mode. In this mode, no I<sup>2</sup>C-bus is needed and the function of the STB pin will change from two level (Standby mode and On mode) to a three level pin (Standby mode, On mode and mute).

## 7.1 Input stage

The input stage is a high-impedance pseudo-differential input stage. The negative inputs of the four channels are combined on the ACGND pin. For the best performance on supply voltage ripple rejection and plop noise, the capacitor connected to the ACGND pin must be four times the value of the input capacitor (or as close to the value as possible).

## 7.2 Output stage

The output stage of each amplifier channel consists of two PMOS power transistors and two NMOS transistors in BTL configuration. The process used is the BCDMOS process with an isolated substrate, Silicon On Insulator (SOI) process, which has almost no parasitic components and therefore prevents latch-up.

## 7.3 Distortion (clip-) detection

If the output of the amplifier starts clipping to the supply voltage or to ground, the output will become distorted. If the distortion per channel exceeds a selectable threshold (2 %, 5 % or 10 %), one of the two diagnostic pins (DIAG pin or STB pin) will be activated. To be able to detect if, for instance, the front channels (channel 1 and channel 3) or rear channels (channel 2 and channel 4) are clipping, the clip information can be directed per channel to the DIAG pin or the STB pin. It is possible to have only the clip information on the diagnostic pins by disabling the temperature and load information on the diagnostic pin. In this mode the temperature and load protection are still functional but can only be read via the I<sup>2</sup>C-bus.

## 7.4 Output protection and short-circuit operation

When a short-circuit to ground,  $V_P$  or across the load occurs on one or more outputs of an amplifier, only the amplifier with the short-circuit is switched off. Which channel has a short-circuit and the type of short-circuit can be read-back via the I<sup>2</sup>C-bus. If the diagnostic pin is enabled for load fault information (IB2[D4] = 0) the DIAG pin will be pulled LOW. After 16 ms the amplifier will be switched on again and, if the short-circuit conditions still occur, the amplifier will be switched off.

The 16 ms cycle will reduce the dissipation. To prevent audible distortion, the amplifier channel with the short-circuit can be disabled via the I<sup>2</sup>C-bus.

## 7.5 SOAR protection

The output transistors are protected by Safe Operating ARea (SOAR) protection. The TDA8595 has a two stage SOAR protection:

- If the differential output voltage across the load is less than 1 V, and the current through the load is more than 4 A, the amplifier channel will be switched off during 16 ms. To prevent incorrect switch-off with an inductive load or very high input signals, the condition ( $V_o < 1$  V and  $I_L > 4$  A) must exist for more than 300  $\mu$ s
- If the differential output voltage across the load is more than 1 V, and the current through the load is more than 8 A, the amplifier channel will be switched off during 16 ms.

## 7.6 Speaker protection

To prevent damage of the speaker when one side of the speaker is connected to ground, a missing current protection is implemented. When in one channel the current in the high side power is not equal to the current in the low side power, a fault condition is assumed and the channel will be switched off. The speaker protection will be activated under the following conditions:

- $V_o < 1.75$  V and  $I_{missing(det)} > 1$  A during 80  $\mu$ s
- $V_o > 1.75$  V and  $I_{missing(det)} > 3$  A during 80  $\mu$ s

## 7.7 Standby and mute operation

The function of the STB pin is different in legacy mode and I<sup>2</sup>C-bus mode.

### 7.7.1 I<sup>2</sup>C-bus mode

When the STB pin is LOW, the total quiescent current is low, and the I<sup>2</sup>C-bus lines will not be loaded.

When the STB pin is switched HIGH the TDA8595 is put in operating condition and will perform a power-on reset, which results in a LOW-level DIAG pin. The TDA8595 will start-up when instruction byte IB1 bit D0 is set. Bit D0 will also reset the 'power-on reset occurred' bit (DB2[D7]) and releases the DIAG pin.

The soft mute and fast mute can be activated via the I<sup>2</sup>C-bus. The soft mute can be activated independently for the front channels (channel 1 and channel 3) and rear channels (channel 2 and channel 4), and mutes the audio in 20 ms. The fast mute activates the mute for all channels at the same time and mutes the audio in 0.1 ms. Releasing the mute after a fast mute will be by a soft un-mute of approximately 20 ms.

When the STB pin is switched to Standby mode and the amplifier was started, first the fast mute will be activated and then the amplifier will shut-down. For instance, during an engine start, it is possible to fully mute the amplifiers within 100  $\mu$ s by switching the STB pin to zero.

### 7.7.2 Legacy mode (pin ADSEL connected to ground)


The function of the STB pin will change from standby/operating to standby/mute/operating and the amplifier will start directly when the STB is put into mute or operating. Mute operating is controlled via an internal timer (20 ms) to minimize mute-on plops. When the STB pin is switched directly from operating to standby, first the fast mute will be activated (switching to mute within 100  $\mu$ s) and then the amplifier will shut-down.

## 7.8 Start-up and shut-down sequence

To prevent the amplifier producing switch-on or switch-off plop noise, the capacitor on the SVR pin is used for smooth start-up and shut-down. Increasing the value of the SVR capacitor will mean a longer start-up and shut-down time. The amplifier output voltage is charged to half the supply voltage minus 1.4 V in mute condition, independent of the I<sup>2</sup>C-bus mute settings in I<sup>2</sup>C-bus mode or pin STB voltage in legacy mode. The last 1.4 V, where the output will reach half the supply voltage, is used to release the mute if the I<sup>2</sup>C-bus bits (IB2[D2:D0] = 000) were set to mute-off ( $V_{STB} > 6.5$  V in legacy mode), or will stay in mute when the bits were set to mute ( $2.6$  V  $< V_{STB} < 4.5$  V in legacy mode).

When the amplifier is switched off by pulling the STB pin LOW, the amplifier is first muted (fast mute) and then the capacitor on the SVR pin is discharged. With an SVR capacitor of 22  $\mu$ F the standby current is reached 1 second after the STB pin is switched to zero (see [Figure 4](#), [Figure 5](#), [Figure 6](#) and [Figure 7](#)).

The start-up and shut-down plop can be further decreased by activating the low plop mode. When the low plop mode is enabled (IB2[D3] = 0), the output voltage rise from ground level during start-up will be slower (see [Figure 6](#)). This will decrease the plop even more but will increase the start-up time.



**Fig 4. Start-up and shut-down timing in I<sup>2</sup>C-bus mode**




Fig 5. Start-up and shut-down timing with DC load active in I<sup>2</sup>C-bus mode




Fig 6. Start-up and shut-down timing with low audible plop and DC load activated




Fig 7. Start-up and shut-down timing in legacy mode

## 7.9 Power-on reset and supply voltage spikes

If in I<sup>2</sup>C-bus mode the supply voltage drops below 5 V (see [Figure 10](#)) the content of the I<sup>2</sup>C-bus latches cannot be guaranteed and the power-on reset will be activated. All latches are reset, the amplifier is switched off and the DIAG pin is pulled LOW to indicate that a power-on reset has occurred (see bit DB2[D7]). When bit IB1[D0] is set, the power-on flag is reset, the DIAG pin will be released and the amplifier will start-up.

In legacy mode a supply voltage drop below 5 V will switch off the amplifier and the DIAG pin will not be pulled LOW.


## 7.10 Engine start and low voltage operation

The DC output voltage of the amplifier ( $V_O$ ) is set to half of the supply voltage and is related to the voltage on the SVR pin (see [Figure 8](#);  $V_O = V_{SVR} - 1.4$  V). A capacitor is connected on the SVR pin to suppress the ripple on the power supply.

If the supply voltage drops during, for instance, an engine start, the output follows slowly due to the SVR capacitor. The headroom voltage is the voltage needed for good operation of the amplifier and is defined as  $V_{hr} = V_P - V_O$  (see [Figure 8](#)). If the headroom voltage becomes lower than the headroom protection threshold of 1.6 V, the headroom protection is activated to prevent plop noise at the output. This protection first activates the hard mute and then discharges the capacitors on the SVR and ACGND pins to generate more headroom for the amplifier (see [Figure 9](#).)

When the SVR capacitor has been discharged, the amplifier starts up again if the  $V_P$  voltage is above the low  $V_P$  mute threshold, typically 7.5 V. Below the low  $V_P$  mute threshold, the outputs of the amplifier remain low. In I<sup>2</sup>C-bus mode, a supply voltage drop below  $V_{P(\text{reset})}$ , typically 5 V, results in setting bit DB2[D7]. The amplifiers will not start-up but wait for an I<sup>2</sup>C-bus command to start-up.

The amplifier prevents audio plops during engine start. To prevent plops on the output caused by the application during an engine start (for instance tuner regulator out of regulation), the STB pin can be made zero when an engine start is detected. The STB pin activates the fast mute and disturbances at the amplifier inputs are suppressed.







Fig 9. Low  $V_P$  behavior; legacy and I<sup>2</sup>C-bus modes



(1) Low  $V_p$  mute activated.  
 (2)  $V_{POR}$ :  $V_p$  level at which POR activated.

**Fig 10. Low  $V_p$  behavior; I<sup>2</sup>C-bus mode only**

## 7.11 Overvoltage and load dump protection

When the battery voltage  $V_p$  is higher than 22 V, the amplifier stage will be switched to high-impedance. The TDA8595 is protected against load dump voltage with supply voltage up to 50 V.

## 7.12 Thermal pre-warning and thermal protection

If the average junction temperature reaches a level that is adjustable via the I<sup>2</sup>C-bus, selected with bit IB3[D4], the pre-warning will be activated resulting in a LOW-level on pin DIAG (if selected) and can be read out via the I<sup>2</sup>C-bus. The default setting for the thermal pre-warning is IB3[D4] = 0, setting the warning level at 145 °C. In legacy mode the thermal pre-warning is set at 145 °C.

If the temperature increases more, the temperature controlled gain reduction will be activated for all four channels to reduce the output power (see [Figure 11](#)). If this does not reduce the average junction temperature, all four channels will be switched off at the absolute maximum temperature  $T_{off}$ , typical 175 °C.




Fig 11. Temperature controlled amplifier gain

## 7.13 Diagnostics

Diagnostic information can be read via the I<sup>2</sup>C-bus, and can also be available on the DIAG pin or on the STB pin. The DIAG pin has both fixed information (power-on reset occurred, low battery and high battery) and, via the I<sup>2</sup>C-bus, selectable information (temperature, load fault and clip). This information will be seen at the DIAG pin as a logic OR. In case of a failure, the DIAG pin remains LOW and the microprocessor can read the failure information via the I<sup>2</sup>C-bus (the DIAG pin can be used as microprocessor interrupt to minimize I<sup>2</sup>C-bus traffic). When the failure is removed, the DIAG pin will be released.

To have full control over the clipping information, the STB pin can be programmed as a second clip detection pin. For all channels at once, the clip detection level can be selected. For each channel separately, it is possible to select whether the clip information is available on the DIAG pin or on the STB pin. It is, for instance, possible to distinguish between clipping of the front and the rear channels.

Diagnostic pin selection possibilities are shown in [Table 4](#).

Table 4: Diagnostic information availability

Diagnostic information	I <sup>2</sup> C-bus mode		Legacy mode
	DIAG pin	STB pin	DIAG pin
Power-On Reset (POR)	after power-on reset, DIAG pin will remain LOW until amplifier has been started	no	no
Low battery	yes	no	yes
Clip detection	can be enabled per channel	can be enabled per channel	yes, fixed level for all channels on 2 %
Temperature pre-warning	can be enabled	no	yes, pre-warning level is 145 °C
Short	can be enabled	no	yes

Table 4: Diagnostic information availability ...continued

Diagnostic information	I <sup>2</sup> C-bus mode		Legacy mode
	DIAG pin	STB pin	DIAG pin
Speaker protection (missing current)	can be enabled	no	yes
Offset detection	no	no	no
Load detection	no	no	no
Overtoltage	yes	no	yes

### 7.14 Offset detection

The offset detection can be performed with no input signal (for instance when the DSP is in mute after a start-up) or with an input signal. In I<sup>2</sup>C-bus mode, if an I<sup>2</sup>C-bus read of the output offset is performed, the I<sup>2</sup>C-bus latches DBx[D2] will be set. When the amplifier BTL output voltage is within a window with threshold of 1.75 V typical, the latches DBx[D2] are reset and setting is disabled. If, for instance, after one second an I<sup>2</sup>C-bus read is performed again and the offset bits are still set, the output has not crossed the offset threshold during the last second (see [Figure 12](#)). This can mean the applied frequency is below 1 Hz (one second I<sup>2</sup>C-bus read interval) or an output offset of more than 1.75 V is present.




Fig 12. Offset detection

### 7.15 DC load detection

When the DC load detection is enabled with bit IB1[D1], an offset is slowly applied at the output of the amplifiers during the start-up cycle and the load currents are measured. Different load levels will be detected to differentiate between normal load, line driver load or open load (see [Figure 13](#)).




Fig 13. DC load detection levels

If the amplifier is used as line driver and the external booster has an input impedance of more than 100 Ω and less than 800 Ω (DC-coupled), the DC load bits will contain DBx[D4:D5] = 01, independent of the gain setting (see [Table 5](#)).

Table 5: DC load detection

DC load bits		Meaning (when IB1[D2] = 0)
DBx[D4]	DBx[D5]	
0	0	normal load
0	1	line driver load
1	1	open load
1	0	not valid

By reading the I<sup>2</sup>C-bus bits the microprocessor can determine, after the start-up of the amplifier, whether a speaker or an external booster is connected.

Depending on these bits, the amplifier gain can be selected, 26 dB for normal mode or 16 dB for line driver mode. If the gain select is performed when the amplifier is muted, the gain select will be plop free.

The DC load bits are combined with the AC load bits and are only valid when the AC load detection is disabled. When the AC load detection is enabled (IB1[D2] = 1), the bits DBx[D4] will show the content of the AC load detection. When the AC load detection is disabled again, bit DBx[D4] will show the content of the DC load measurement, which was stored during the AC load measurement. The AC load detection can only be performed after the amplifier has completed its start-up cycle and will not conflict with the DC load detection.

## 7.16 AC load detection

The AC load detection, enabled with IB1[D2] = 1, is used to detect if AC coupled speakers, for example tweeters, are connected correctly during assembly. The detection is audible because a sine wave of a certain frequency (e.g. 19 kHz) needs to be applied to the inputs of the amplifier. The output voltage over the load impedance will generate an amplifier current. If the amplifier peak current triggers a 460 mA (peak) threshold detector three times, the AC load detection bit will be set. The three 'threshold cross' counter is used to prevent false AC load detection when switching the input signal on or off.


An AC coupled speaker will reduce the impedance at the output of the amplifier in a certain frequency band. The presence of an AC coupled speaker can be determined using 460 mA (peak) and 230 mA (peak) threshold current detection. For instance, at an output voltage of 2 V (peak) the total impedance must be less than 4 Ω to detect the AC coupled load, or more than 8 Ω to guarantee only a DC connection is detected.

The interpretation of line driver and normal mode DC load bits for AC load detection is shown in [Table 6](#).

**Table 6: AC load detection**

DBx[D4]	Meaning (when IB1[D2] = 1)
0	no AC load detected
1	AC load detected

When bit IB1[D2] = 1, the AC load detection is enabled. The AC load detection can only be performed after the amplifier has completed its start-up cycle and will not conflict with the DC load detection.



**Fig 14. AC load impedance as a function of peak output voltage**

## 7.17 I<sup>2</sup>C-bus diagnostic readout

The diagnostic information of the amplifier can be read via the I<sup>2</sup>C-bus. The I<sup>2</sup>C-bus bits are set on a failure and will be reset with the I<sup>2</sup>C-bus read command. Even when the failure is removed, the microprocessor will know what was wrong by reading the I<sup>2</sup>C-bus. The consequence of this procedure is that old information is read during the I<sup>2</sup>C-bus readout. Most actual information will be gathered after two successive read commands.



The DIAG pin will give actual diagnostic information (when selected). When a failure is removed, the DIAG pin will be released instantly, independently of the I<sup>2</sup>C-bus latches.




## 8. I<sup>2</sup>C-bus specification

Table 7: TDA8595 hardware address select

Pin ADSEL	A6	A5	A4	A3	A2	A1	A0	R/W
Open	1	1	0	1	1	0	0	0 = write to TDA8595 1 = read from TDA8595
51 kΩ to ground	1	1	0	1	1	0	1	0 = write to TDA8595 1 = read from TDA8595
10 kΩ to ground	1	1	0	1	1	1	1	0 = write to TDA8595 1 = read from TDA8595
Ground	no I <sup>2</sup> C-bus; legacy mode							



Fig 17. I<sup>2</sup>C-bus read and write modes

## 8.1 Instruction bytes

I<sup>2</sup>C-bus mode:

- If R/W bit = 0, the TDA8595 expects three instruction bytes; IB1, IB2 and IB3
- After a power-on reset, all instruction bits are set to zero

Legacy mode:

- All bits equal to zero define the setting, with the exception of bit IB1[D0] which is ignored (see [Table 8](#)).

**Table 8: Instruction byte IB1**

Bit	Description
D7	don't care
D6	channel 3 clip information on DIAG or STB pin <ul style="list-style-type: none"> <li>0 = clip information on DIAG pin</li> <li>1 = clip information on STB pin</li> </ul>
D5	channel 1 clip information on DIAG or STB pin <ul style="list-style-type: none"> <li>0 = clip information on DIAG pin</li> <li>1 = clip information on STB pin</li> </ul>

**Table 8: Instruction byte IB1 ...continued**

Bit	Description
D4	channel 4 clip information on DIAG or STB pin 0 = clip information on DIAG pin 1 = clip information on STB pin
D3	channel 2 clip information on DIAG or STB pin 0 = clip information on DIAG pin 1 = clip information on STB pin
D2	AC load detection enable: 0 = AC load detection disabled 1 = AC load detection enabled; DBx[D4] bits not available for DC load detection
D1	DC load detection enable: 0 = DC load detection disabled 1 = DC load detection enabled
D0	amplifier start enable 0 = amplifier not enabled, DIAG pin will remain LOW 1 = amplifier will start-up, power-on occurred (DB2[D7]) will be reset and DIAG pin will be released

**Table 9: Instruction byte IB2**

Bit	Description
D7 and D6	clip detection level 00 = clip detection level 2 % 01 = clip detection level 5 % 10 = clip detection level 10 % 11 = clip detection level disabled
D5	temperature information on DIAG pin 0 = temperature information on DIAG pin 1 = no temperature information on DIAG pin
D4	load fault information (shorts, missing current) on DIAG pin 0 = fault information on DIAG pin 1 = no fault information on DIAG pin
D3	low plop (slow start) enable 0 = low plop enabled 1 = low plop disabled
D2	soft mute channel 1 and channel 3 (mute delay 20 ms) 0 = no mute 1 = mute
D1	soft mute channel 2 and channel 4 (mute delay 20 ms) 0 = no mute 1 = mute

**Table 9: Instruction byte IB2 ...continued**

Bit	Description
D0	fast mute all amplifier channels (mute delay 100 µs)
	0 = no mute
	1 = mute

**Table 10: Instruction byte IB3**

Bit	Description
D7	don't care
D6	amplifier channel 1 and channel 3 gain select
	0 = 26 dB
	1 = 16 dB
D5	amplifier channel 2 and channel 4 gain select
	0 = 26 dB
	1 = 16 dB
D4	temperature pre-warning level
	0 = warning level on 145 °C
	1 = warning level on 122 °C
D3	disable channel 3
	0 = channel 3 enabled
	1 = channel 3 disabled
D2	disable channel 1
	0 = channel 1 enabled
	1 = channel 1 disabled
D1	disable channel 4
	0 = channel 4 enabled
	1 = channel 4 disabled
D0	disable channel 2
	0 = channel 2 enabled
	1 = channel 2 disabled

## 8.2 Data bytes

I<sup>2</sup>C-bus mode:

- If R/W = 1, the TDA8595 sends four data bytes to the microprocessor: DB1, DB2, DB3 and DB4
- All bits except DB1[D7] and DB3[D7] are latched
- All bits except DBx[D4] and DBx[D5] are reset after a read operation. Bit DBx[D2] is set after a read operation, see [Section 7.14](#)
- For explanation of AC and DC load detection bits, see [Section 7.15](#) and [Section 7.16](#)

**Table 11: Data byte DB1**

Bit	Description
D7	temperature pre-warning 0 = no warning 1 = junction temperature too high
D6	speaker fault channel 2 (missing current) 0 = no missing current 1 = missing current
D5 and D4	channel 2 DC load or AC load detection if bit IB1[D2] = 1, AC load detection is enabled, bit D5 is don't care, bit D4 has the following meaning 0 = no AC load 1 = AC load detected bit IB1[D2] = 0, AC load detection is disabled, bits D5 and D4 are available for DC load detection 00 = normal load 01 = not valid 10 = line driver load 11 = open load
D3	channel 2 shorted load 0 = not shorted load 1 = shorted load
D2	channel 2 output offset 0 = no output offset 1 = output offset
D1	channel 2 short to V <sub>P</sub> 0 = no short to V <sub>P</sub> 1 = short to V <sub>P</sub>
D0	channel 2 short to ground 0 = no short to ground 1 = short to ground

**Table 12: Data byte DB2**

Bit	Description
D7	power-on reset and amplifier status 0 = amplifier on 1 = power-on reset has occurred; amplifier off
D6	speaker fault channel 4 (missing current) 0 = no missing current 1 = missing current

**Table 12: Data byte DB2 ...continued**

Bit	Description
D5 and D4	channel 4 DC load or AC load detection if bit IB1[D2] = 1, AC load detection is enabled, bit D5 is don't care, bit D4 has the following meaning 0 = no AC load 1 = AC load detected
	bit IB1[D2] = 0, AC load detection is disabled, bits D5 and D4 are available for DC load detection 00 = normal load 01 = not valid 10 = line driver load 11 = open load
D3	channel 4 shorted load 0 = not shorted load 1 = shorted load
D2	channel 4 output offset 0 = no output offset 1 = output offset
D1	channel 4 short to V <sub>P</sub> 0 = no short to V <sub>P</sub> 1 = short to V <sub>P</sub>
D0	channel 4 short to ground 0 = no short to ground 1 = short to ground

**Table 13: Data byte DB3**

Bit	Description
D7	maximum temperature protection 0 = no protection 1 = maximum temperature protection
D6	speaker fault channel 1 (missing current) 0 = no missing current 1 = missing current

**Table 13: Data byte DB3 ...continued**

Bit	Description
D5 and D4	channel 1 DC load or AC load detection if bit IB1[D2] = 1, AC load detection is enabled, bit D5 is don't care, bit D4 has the following meaning 0 = no AC load 1 = AC load detected
	bit IB1[D2] = 0, AC load detection is disabled, bits D5 and D4 are available for DC load detection 00 = normal load 01 = not valid 10 = line driver load 11 = open load
D3	channel 1 shorted load 0 = not shorted load 1 = shorted load
D2	channel 1 output offset 0 = no output offset 1 = output offset
D1	channel 1 short to V <sub>P</sub> 0 = no short to V <sub>P</sub> 1 = short to V <sub>P</sub>
D0	channel 1 short to ground 0 = no short to ground 1 = short to ground

**Table 14: Data byte DB4**

Bit	Description
D7	reserved
D6	speaker fault channel 3 (missing current) 0 = no missing current 1 = missing current
D5 and D4	channel 3 DC load or AC load detection if bit IB1[D2] = 1, AC load detection is enabled, bit D5 is don't care, bit D4 has the following meaning 0 = no AC load 1 = AC load detected
	bit IB1[D2] = 0, AC load detection is disabled, bits D5 and D4 are available for DC load detection 00 = normal load 01 = not valid 10 = line driver load 11 = open load

**Table 14: Data byte DB4 ...continued**

Bit	Description
D3	channel 3 shorted load 0 = not shorted load 1 = shorted load
D2	channel 3 output offset 0 = no output offset 1 = output offset
D1	channel 3 short to V <sub>P</sub> 0 = no short to V <sub>P</sub> 1 = short to V <sub>P</sub>
D0	channel 3 short to ground 0 = no short to ground 1 = short to ground

## 9. Limiting values

**Table 15: Limiting values**

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>P</sub>	supply voltage	operating	-	18	V
		non operating	-1	+50	V
		load dump protection; duration 50 ms, rise time > 2.5 ms	-	50	V
V <sub>P(r)</sub>	reverse supply voltage	10 minutes maximum	-	-2	V
I <sub>OSM</sub>	non-repetitive peak output current		-	13	A
I <sub>ORM</sub>	repetitive peak output current		-	8	A
T <sub>j(max)</sub>	maximum junction temperature		-	150	°C
T <sub>stg</sub>	storage temperature		-55	+150	°C
T <sub>amb</sub>	ambient temperature		-40	+105	°C
V <sub>(prot)</sub>	protection voltage	AC and DC short-circuit voltage of output pins and across the load	-	V <sub>P</sub>	V
V <sub>x</sub>	voltage on pin x				
		SCL and SDA	0	6.5	V
		IN1, IN2, IN3, IN4, SVR, ACGND and DIAG	0	13	V
		STB	0	24	V

**Table 15: Limiting values ...continued**

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
P <sub>tot</sub>	total power dissipation	T <sub>case</sub> = 70 °C	-	80	W
V <sub>esd</sub>	electrostatic discharge voltage	human body model; C = 100 pF; R <sub>s</sub> = 1.5 kΩ	-	2000	V
		machine model; C = 200 pF; R <sub>s</sub> = 10 Ω; L <sub>s</sub> = 0.75 μH	-	200	V

## 10. Thermal characteristics

**Table 16: Thermal characteristics**

Symbol	Parameter	Conditions	Typ	Unit
<b>TDA8595J; TDA8595SD</b>				
R <sub>th(j-c)</sub>	thermal resistance from junction to case		1	K/W
R <sub>th(j-a)</sub>	thermal resistance from junction to ambient	in free air	40	K/W
<b>TDA8595TH</b>				
R <sub>th(j-c)</sub>	thermal resistance from junction to case		1	K/W
R <sub>th(j-a)</sub>	thermal resistance from junction to ambient	in free air	40	K/W

## 11. Characteristics

**Table 17: Characteristics**Refer to test circuit (see [Figure 30](#)) at V<sub>P</sub> = V<sub>P1</sub> = V<sub>P2</sub> = 14.4 V; R<sub>L</sub> = 4 Ω; f = 1 kHz; R<sub>S</sub> = 0 Ω; normal mode; unless otherwise specified. Tested at T<sub>amb</sub> = 25 °C; guaranteed for T<sub>amb</sub> = -40 °C to +105 °C.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
<b>Supply voltage behavior</b>						
V <sub>P</sub>	supply voltage	R <sub>L</sub> = 4 Ω	8	14.4	18	V
		R <sub>L</sub> = 2 Ω	<a href="#">[1]</a> 8	14.4	16	V
I <sub>q</sub>	quiescent current	no load	-	270	400	mA
I <sub>stb</sub>	standby current	V <sub>STB</sub> = 0.4 V	-	4	15	μA
V <sub>O</sub>	output voltage		6.7	7	7.2	V
V <sub>P(low)(mute)</sub>	low supply voltage mute	with rising supply voltage	6.9	7.5	8	V
		with falling supply voltage	6.3	6.8	7.4	V
ΔV <sub>P(low)(mute)</sub>	low supply voltage mute hysteresis		0.1	0.7	1	V
V <sub>th(ovp)</sub>	overvoltage protection threshold voltage		18	20	22	V
V <sub>hr</sub>	headroom voltage	when headroom protection is activated; see <a href="#">Figure 8</a>	1.1	1.6	2.0	V
V <sub>POR</sub>	power-on reset voltage	see <a href="#">Figure 9</a>	4.1	5.0	5.8	V
V <sub>O(offset)</sub>	output offset voltage	amplifier on	-95	0	+95	mV
		amplifier mute	-25	0	+25	mV
		line driver mode	-40	0	+40	mV

**Table 17: Characteristics ...continued**

Refer to test circuit (see [Figure 30](#)) at  $V_P = V_{P1} = V_{P2} = 14.4$  V;  $R_L = 4$  Ω;  $f = 1$  kHz;  $R_S = 0$  Ω; normal mode; unless otherwise specified. Tested at  $T_{amb} = 25$  °C; guaranteed for  $T_{amb} = -40$  °C to +105 °C.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$R_{L(tol)}$	load resistance tolerance	$V_P \leq 18$ V	3.2	4	-	Ω
		$V_P \leq 16$ V	1.6	2	-	Ω
<b>Mode select and second clip detection: pin STB</b>						
$V_{STB}$	voltage on pin STB	Standby mode selected				
		I <sup>2</sup> C-bus mode	-	-	1	V
		legacy mode (I <sup>2</sup> C-bus off)	-	-	1	V
		mute selected				
		legacy mode (I <sup>2</sup> C-bus off)	2.5	-	4.5	V
		Operating mode selected				
		I <sup>2</sup> C-bus mode	2.5	-	$V_P$	V
		legacy mode (I <sup>2</sup> C-bus off)	6.5	-	$V_P$	V
		low voltage on pin STB when pulled down during clipping	[2]			
		$I_{STB} = 150$ μA	5.6	-	6.1	V
$I_{STB}$	current on pin STB	$I_{STB} = 500$ μA	6.1	-	7.2	V
		$V_{STB}$ from 0 V to 8.5 V				
		clip detection not active; I <sup>2</sup> C-bus mode	-	4	30	μA
<b>Start-up / shut-down / mute timing</b>	wake-up time	legacy mode	-	10	70	μA
		time after wake-up via STB pin before first I <sup>2</sup> C-bus transmission is recognized; see <a href="#">Figure 4</a>	-	300	500	μs
$I_{LO(SVR)}$	output leakage current on pin SVR		-	-	10	μA
$t_{d(mute\_off)}$	mute off delay time	10 % of output signal; $I_{LO} = 0$ μA	[3]			
		I <sup>2</sup> C-bus mode (IB1[D0]); with $I_{LO} = 10$ μA → +15 ms; no DC load (IB1[D1] = 0); low plop disabled (IB2[D3] = 1); see <a href="#">Figure 4</a>	295	465	795	ms
		I <sup>2</sup> C-bus mode (IB1[D0]); with $I_{LO} = 10$ μA → +20 ms; DC load active (IB1[D1] = 1); low plop disabled (IB2[D3] = 1); see <a href="#">Figure 5</a>	500	640	940	ms
		I <sup>2</sup> C-bus mode (IB1[D0]); with $I_{LO} = 10$ μA → +20 ms; DC load active (IB1[D1] = 1); low plop enabled (IB2[D3] = 0); see <a href="#">Figure 6</a>	640	830	1190	ms
		legacy mode; with $I_{LO} = 10$ μA → +20 ms; $V_{STB} = 7$ V; $R_{ADSEL} = 0$ Ω; see <a href="#">Figure 7</a>	430	650	1030	ms

**Table 17: Characteristics ...continued**

Refer to test circuit (see [Figure 30](#)) at  $V_P = V_{P1} = V_{P2} = 14.4$  V;  $R_L = 4$  Ω;  $f = 1$  kHz;  $R_S = 0$  Ω; normal mode; unless otherwise specified. Tested at  $T_{amb} = 25$  °C; guaranteed for  $T_{amb} = -40$  °C to +105 °C.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit	
$t_{amp\_on}$	amplifier on time	time from amplifier mute to amplifier on; 90 % of output signal; $I_{LO} = 0$ μA	[3]				
		I <sup>2</sup> C-bus mode (IB1[D0]); with $I_{LO} = 10$ μA → +30 ms; no DC load (IB1[D1] = 0); low plop disabled (IB2[D3] = 1); see <a href="#">Figure 4</a>	360	520	870	ms	
		I <sup>2</sup> C-bus mode (IB1[D0]); with $I_{LO} = 10$ μA → +35 ms; DC load active (IB1[D1] = 1); low plop disabled (IB2[D3] = 1); see <a href="#">Figure 5</a>	565	695	1015	ms	
		I <sup>2</sup> C-bus mode (IB1[D0]); with $I_{LO} = 10$ μA → +30 ms; DC load active (IB1[D1] = 1); low plop enabled (IB2[D3] = 0); see <a href="#">Figure 6</a>	710	890	1270	ms	
$t_{off}$	amplifier switch-off time	legacy mode; with $I_{LO} = 10$ μA → +20 ms; $V_{STB} = 7$ V; $R_{ADSEL} = 0$ Ω; see <a href="#">Figure 7</a>	510	720	1120	ms	
		time to DC output voltage < 0.1 V; I <sup>2</sup> C-bus mode (IB1[D0])	[3]				
		low plop disabled (IB2[D3] = 0); see <a href="#">Figure 5</a>		120	245	530	ms
		low plop enabled (IB2[D3] = 1); see <a href="#">Figure 7</a>		140	280	620	ms
$t_{d(mute-on)}$	mute to on delay time	from 10 % to 90 % of output signal; IB2[D1/D2] = 1 → 0; $V_i = 50$ mV; see <a href="#">Figure 7</a>	-	20	40	ms	
$t_{d(soft_mute)}$	soft mute delay time	from 90 % to 10 % of output signal; $V_i = 50$ mV; IB2[D1/D2] = 0 → 1; see <a href="#">Figure 7</a>	-	20	40	ms	
$t_{d(fast_mute)}$	fast mute delay time	from 90 % to 10 % of output signal; $V_{STB}$ from 8 V to 1.3 V; see <a href="#">Figure 7</a>	-	0.1	1	ms	
$t_{(start-Vo(off))}$	engine start to output off time	$V_P$ from 14.4 V to 7 V; $V_o < 0.5$ V; see <a href="#">Figure 9</a>	-	0.1	1	ms	
$t_{(start-SVRoff)}$	engine start to SVR off time	$V_P$ from 14.4 V to 7 V; $V_{SVR} < 2$ V; see <a href="#">Figure 9</a>	-	40	75	ms	
<b>I<sup>2</sup>C-bus interface [4]</b>							
$V_{IL}$	LOW-level input voltage	pins SCL and SDA	-	-	1.5	V	
$V_{IH}$	HIGH-level input voltage	pins SCL and SDA	2.3		5.5	V	
$V_{OL}$	LOW-level output voltage	pin SDA; $I_L = 5$ mA	-	-	0.4	V	
$f_{SCL}$	SCL clock frequency		-	400	-	kHz	



Table 17: Characteristics ...continued

Refer to test circuit (see [Figure 30](#)) at  $V_P = V_{P1} = V_{P2} = 14.4$  V;  $R_L = 4$  Ω;  $f = 1$  kHz;  $R_S = 0$  Ω; normal mode; unless otherwise specified. Tested at  $T_{amb} = 25$  °C; guaranteed for  $T_{amb} = -40$  °C to +105 °C.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
R <sub>ADSEL</sub>	resistance on pin ADSEL	I <sup>2</sup> C-bus address A[6:0] = 110 1100	155	-	-	kΩ
		I <sup>2</sup> C-bus address A[6:0] = 110 1101	42	51	57	kΩ
		I <sup>2</sup> C-bus address A[6:0] = 110 1111	7	10	15	kΩ
		legacy mode	-	-	0.5	kΩ
<b>Diagnostic</b>						
V <sub>OL(DIAG)</sub>	LOW-level output voltage on pin DIAG	fault condition; I <sub>DIAG</sub> = 1 mA	-	-	0.3	V
V <sub>O(offset_det)</sub>	output voltage at offset detection		±1.5	±1.75	±2.2	V
THD <sub>clip</sub>	total harmonic distortion clip detection level	IB2[D7:D6] = 10	5	10	16	%
		IB2[D7:D6] = 01	3	5	7	%
		IB2[D7:D6] = 00	1	2	3	%
ΔTHD <sub>clip</sub>	total harmonic distortion clip detection level variation	between IB2[D7:D6] = 10 and IB2[D7:D6] = 01	1	4	9	%
		between IB2[D7:D6] = 01 and IB2[D7:D6] = 00	1	3.5	6	%
T <sub>j(AV)(warn1)</sub>	average junction temperature for pre warning 1	IB3[D4] = 0	135	145	155	°C
T <sub>j(AV)(warn2)</sub>	average junction temperature for pre warning 2	IB3[D4] = 1	112	122	132	°C
T <sub>j(AV)(mute)</sub>	average junction temperature for 0.5 dB gain reduction	V <sub>I</sub> = 0.05 V	150	155	160	°C
ΔT <sub>j(warn1-mute)</sub>	difference in junction temperature between pre-warning 1 and mute		7	10	13	°C
ΔT <sub>j(w1-G(-0.5dB))</sub>	difference in junction temperature between pre-warning 1 and 0.5 dB gain reduction		10	15	20	°C
ΔG <sub>(th_fold)</sub>	gain reduction of thermal foldback		-	20	-	dB
Z <sub>th(load)</sub>	load detection threshold impedance	I <sup>2</sup> C-bus mode				
		normal load detection	-	-	20	Ω
		line driver load detection	100	-	800	Ω
Z <sub>th(open)</sub>	open load detection threshold impedance	I <sup>2</sup> C-bus mode	5000	-	-	Ω
I <sub>oM</sub>	peak output current	I <sup>2</sup> C-bus mode				
		AC load bit is set	460	-	-	mA
		AC load bit is not set	-	-	230	mA



Table 17: Characteristics ...continued

Refer to test circuit (see [Figure 30](#)) at  $V_P = V_{P1} = V_{P2} = 14.4$  V;  $R_L = 4$   $\Omega$ ;  $f = 1$  kHz;  $R_S = 0$   $\Omega$ ; normal mode; unless otherwise specified. Tested at  $T_{amb} = 25$  °C; guaranteed for  $T_{amb} = -40$  °C to +105 °C.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit	
<b>Amplifier</b>							
$P_o$	output power	$R_L = 4$ $\Omega$ ; $V_P = 14.4$ V; THD = 0.5 %	18	20	-	W	
		$R_L = 4$ $\Omega$ ; $V_P = 14.4$ V; THD = 10 %	23	25	-	W	
		$R_L = 4$ $\Omega$ ; $V_P = 14.4$ V; maximum power; $V_i = 2$ V (RMS) square wave	37	40	-	W	
		$R_L = 4$ $\Omega$ ; $V_P = 15.2$ V; maximum power; $V_i = 2$ V (RMS) square wave	41	45	-	W	
		$R_L = 2$ $\Omega$ ; $V_P = 14.4$ V; THD = 0.5 %	29	32	-	W	
		$R_L = 2$ $\Omega$ ; $V_P = 14.4$ V; THD = 10 %	37	41	-	W	
		$R_L = 2$ $\Omega$ ; $V_P = 14.4$ V; maximum power; $V_i = 2$ V (RMS) square wave	58	64	-	W	
THD	total harmonic distortion	$P_o = 1$ W to 12 W; $f = 1$ kHz; $R_L = 4$ $\Omega$	-	0.01	0.1	%	
		$P_o = 1$ W to 12 W; $f = 10$ kHz	-	0.09	0.3	%	
		$P_o = 1$ W to 12 W; $f = 20$ kHz	-	0.14	0.4	%	
		line driver mode; $V_o = 1$ V (RMS) and 5 V (RMS), $f = 20$ Hz to 20 kHz; complex load; see <a href="#">Figure 32</a>	-	0.02	0.05	%	
$\alpha_{cs}$	channel separation	$f = 1$ kHz; $R_S = 1$ k $\Omega$ ; $R_{ACGND} = 250$ $\Omega$	[5]	65	80	-	dB
		$f = 10$ kHz; $R_S = 1$ k $\Omega$ ; $R_{ACGND} = 250$ $\Omega$	[5]	60	65	-	dB
PSRR	power supply rejection ratio	100 Hz to 10 kHz; $R_S = 1$ k $\Omega$ ; $R_{ACGND} = 250$ $\Omega$	[5]	55	70	-	dB
CMRR	common mode rejection ratio	normal mode; $V_{cm} = 0.3$ V (p-p); $f = 1$ kHz to 3 kHz, $R_S = 1$ k $\Omega$ ; $R_{ACGND} = 250$ $\Omega$	[5]	45	65	-	dB
$V_{cm(max)(rms)}$	maximum common mode voltage (RMS value)	$f = 1$ kHz	-	-	0.6	V	
$V_{n(o)}$	noise output voltage	filter 20 Hz to 22 kHz; $R_S = 1$ k $\Omega$					
		mute mode	-	19	26	$\mu$ V	
		line driver mode	-	22	29	$\mu$ V	
		normal mode	-	45	65	$\mu$ V	
$G_v$	voltage gain	single ended in; differential out					
		normal mode	25.5	26	26.5	dB	
		line driver mode	15.5	16	16.5	dB	


**Table 17: Characteristics ...continued**



Refer to test circuit (see [Figure 30](#)) at  $V_P = V_{P1} = V_{P2} = 14.4$  V;  $R_L = 4$  Ω;  $f = 1$  kHz;  $R_S = 0$  Ω; normal mode; unless otherwise specified. Tested at  $T_{amb} = 25$  °C; guaranteed for  $T_{amb} = -40$  °C to +105 °C.


Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$Z_i$	input impedance	$T_{amb} = -40$ °C to +105 °C	50	70	95	kΩ
		$T_{amb} = 0$ °C to 105 °C	60	70	95	kΩ
$\alpha_{mute}$	mute attenuation	$V_o/V_{o(mute)}$ ; $V_i = 50$ mV	80	92	-	dB
$V_{o(mute)(RMS)}$	RMS mute output voltage	$V_i = 1$ V (RMS); filter 20 Hz to 22 kHz	-	25	-	μV
$B_p$	power bandwidth	-1 dB	-	20 to 20000	-	Hz

- [1] Operation above 16 V in a 2 Ω mode with reactive load can trigger the amplifier protection. The amplifier switches off and will restart after 16 ms resulting in an 'audio hole'.
- [2]  $V_{STB}$  depends on the current into the STB pin: minimum =  $(1429 \times I_{STB}) + 5.4$  V, maximum =  $(3143 \times I_{STB}) + 5.6$  V.
- [3] The times are specified without leakage current. For a leakage current of 10 μA on the SVR pin, the delta time is specified. If the capacitor on the SVR pin changes with ± 30 %, the specified time will also change with ± 30 %. The specified times include an ESR of 15 Ω for the capacitor on the SVR pin.
- [4] Standard I<sup>2</sup>C-bus specification: maximum LOW-level =  $0.3 \times V_{DD}$ , minimum HIGH-level =  $0.7 \times V_{DD}$ . To comply with 5 V and 3.3 V logic the maximal LOW-level is defined by  $V_{DD} = 5$  V and the minimum HIGH-level by  $V_{DD} = 3.3$  V.
- [5] For optimum channel separation, supply voltage ripple and common mode rejection ratio, a resistor with  $\frac{R_S}{4}$  should be in series with the ACGND capacitor.

## 12. Performance diagrams








$V_P = 14.4$  V.

(1) THD = 10 %.  
(2) THD = 0.5 %.



Fig 21. Output power as a function of frequency;  $2\Omega$  load



$f = 1$  kHz.

(1)  $P_{o(\max)}$ .  
(2) THD = 10 %.  
(3) THD = 0.5 %.

Fig 22. Output power as a function of supply voltage;  $4\Omega$  load










Fig 25. Total harmonic distortion as a function of frequency; line driver mode




$V_P = 14.4 \text{ V}$ ;  $R_L = 4 \Omega$ ;  $R_S = 1 \text{ k}\Omega$ ;  $V_{\text{ripple}} = 2 \text{ V}$  (p-p).

Fig 26. Supply voltage ripple rejection as a function of frequency








## 13. Application information



The pin numbers in parenthesis represents TDA8595TH.

- (1) For EMC reasons a capacitor of 1.8 nF from the input pin to the SGND is advised (optional).
- (2) The SVR and ACGND capacitors and the  $R_{ADSEL}$  resistor should first be connected to SGND before connected to PGND.
- (3) ACGND capacitor value must be close to 4 × input capacitor value. 4 × 470 nF capacitors can be used as an alternative to the 2.2  $\mu$ F capacitor shown.
- (4) For EMC reasons, a 10 nF capacitor can be added from each amplifier output to ground.

Fig 30. Test and application information





### 13.1 PCB layout




Fig 34. PCB layout of test and application circuit for TDA8595J or TDA8595SD; copper layer top




Fig 35. PCB layout of test and application circuit for TDA8595J or TDA8595SD; copper layer bottom (top view)




Fig 36. PCB layout of test and application circuit for TDA8595J or TDA8595SD; components top




Fig 37. PCB layout of test and application circuit for TDA8595J or TDA8595SD; components bottom (top view)

## 14. Test information

### 14.1 Quality information

The *General Quality Specification for Integrated Circuits, SNW-FQ-611* is applicable.

## 15. Package outline

DBS27P: plastic DIL-bent-SIL (special bent) power package; 27 leads (lead length 6.8 mm)

SOT827-1




Fig 38. Package outline SOT827-1 (DBS27P)

HSOP36: plastic, heatsink small outline package; 36 leads; low stand-off height

SOT851-2





Fig 39. Package outline SOT851-2 (HSOP36)

RDBS27P: plastic rectangular-DIL-bent-SIL (reverse bent) power package; 27 leads (row spacing 2.54 mm)

SOT878-1



## DIMENSIONS (mm are the original dimensions)

UNIT	A	A <sub>2</sub>	b <sub>p</sub>	c	D <sup>(1)</sup>	d	D <sub>h</sub>	E <sup>(1)</sup>	e	e <sub>1</sub>	e <sub>2</sub>	E <sub>h</sub>	j	L	L <sub>1</sub>	Q	v	w	x	Z <sup>(1)</sup>
mm	13.5	4.65	0.60	0.5	29.2	25.8	12	15.9	2	1	2.54	8	3.4	3.75	3.75	2.1	0.6	0.25	0.03	1.8
		4.35	0.45	0.3	28.8	25.4		15.5					3.1	3.15	3.15	1.8				1.2

## Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	JEITA			
SOT878-1						05-01-11 05-01-26

Fig 40. Package outline SOT878-1 (RDBS27P)



## 16. Mounting




Fig 41. SOT878 reflow soldering footprint

## 17. Revision history

Table 18: Revision history

Document ID	Release date	Data sheet status	Change notice	Doc. number	Supersedes
TDA8595_1	20060420	Product data sheet	-	9397 750 15067	-

## 18. Data sheet status

Level	Data sheet status <sup>[1]</sup>	Product status <sup>[2][3]</sup>	Definition
I	Objective data	Development	This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice.
II	Preliminary data	Qualification	This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product.
III	Product data	Production	This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN).

[1] Please consult the most recently issued data sheet before initiating or completing a design.

[2] The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL <http://www.semiconductors.philips.com>.

[3] For data sheets describing multiple type numbers, the highest-level product status determines the data sheet status.

## 19. Definitions

**Short-form specification** — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

**Limiting values definition** — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

**Application information** — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

**Right to make changes** — Philips Semiconductors reserves the right to make changes in the products - including circuits, standard cells, and/or software - described or contained herein in order to improve design and/or performance. When the product is in full production (status 'Production'), relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

## 21. Trademarks

**Notice** — All referenced brands, product names, service names and trademarks are the property of their respective owners.

**I<sup>2</sup>C-bus** — logo is a trademark of Koninklijke Philips Electronics N.V.

## 20. Disclaimers

**Life support** — These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors

## 22. Contact information

For additional information, please visit: <http://www.semiconductors.philips.com>

For sales office addresses, send an email to: [sales.addresses@www.semiconductors.philips.com](mailto:sales.addresses@www.semiconductors.philips.com)

## 23. Contents

<b>1</b>	<b>General description</b>	<b>1</b>	<b>18</b>	<b>Data sheet status</b>	<b>48</b>
<b>2</b>	<b>Features</b>	<b>1</b>	<b>19</b>	<b>Definitions</b>	<b>48</b>
2.1	General	1	20	Disclaimers	48
2.2	I <sup>2</sup> C-bus mode	1	21	Trademarks	48
<b>3</b>	<b>Quick reference data</b>	<b>2</b>	<b>22</b>	<b>Contact information</b>	<b>48</b>
<b>4</b>	<b>Ordering information</b>	<b>2</b>			
<b>5</b>	<b>Block diagram</b>	<b>3</b>			
<b>6</b>	<b>Pinning information</b>	<b>4</b>			
6.1	Pinning	4			
6.2	Pin description	5			
<b>7</b>	<b>Functional description</b>	<b>6</b>			
7.1	Input stage	7			
7.2	Output stage	7			
7.3	Distortion (clip-) detection	7			
7.4	Output protection and short-circuit operation	7			
7.5	SOAR protection	7			
7.6	Speaker protection	8			
7.7	Standby and mute operation	8			
7.7.1	I <sup>2</sup> C-bus mode	8			
7.7.2	Legacy mode (pin ADSEL connected to ground)	8			
7.8	Start-up and shut-down sequence	8			
7.9	Power-on reset and supply voltage spikes	12			
7.10	Engine start and low voltage operation	12			
7.11	Oversupply and load dump protection	15			
7.12	Thermal pre-warning and thermal protection	15			
7.13	Diagnostics	16			
7.14	Offset detection	17			
7.15	DC load detection	17			
7.16	AC load detection	18			
7.17	I <sup>2</sup> C-bus diagnostic readout	19			
<b>8</b>	<b>I<sup>2</sup>C-bus specification</b>	<b>20</b>			
8.1	Instruction bytes	21			
8.2	Data bytes	23			
<b>9</b>	<b>Limiting values</b>	<b>27</b>			
<b>10</b>	<b>Thermal characteristics</b>	<b>28</b>			
<b>11</b>	<b>Characteristics</b>	<b>28</b>			
<b>12</b>	<b>Performance diagrams</b>	<b>33</b>			
<b>13</b>	<b>Application information</b>	<b>40</b>			
13.1	PCB layout	42			
<b>14</b>	<b>Test information</b>	<b>43</b>			
14.1	Quality information	43			
<b>15</b>	<b>Package outline</b>	<b>44</b>			
<b>16</b>	<b>Mounting</b>	<b>47</b>			
<b>17</b>	<b>Revision history</b>	<b>47</b>			

© Koninklijke Philips Electronics N.V. 2006

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.



Date of release: 20 April 2006  
Document number: 9397 750 15067

Published in The Netherlands