

Avalanche-Energy-Rated P-Channel Power MOSFETs

-3.5 A and -4.0 A, -150 V and -200 V
 $r_{DS(on)} = 0.8 \Omega$ and 1.2Ω


Features:

- Single pulse avalanche energy rated
- SOA is power-dissipation limited
- Nanosecond switching speeds
- Linear transfer characteristics
- High input impedance

The IRFF9230, IRFF9231, IRFF9232 and IRFF9233 are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. These are p-channel enhancement-mode silicon gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The IRFF-types are supplied in the JEDEC TO-205AF (Low-Profile TO-39) metal package.

TERMINAL DIAGRAM



P-CHANNEL ENHANCEMENT MODE

TERMINAL DESIGNATION




JEDEC TO-205AF

ABSOLUTE-MAXIMUM RATINGS


CHARACTERISTIC	IRFF9230	IRFF9231	IRFF9232	IRFF9233	UNITS
Drain-Source Voltage ① V_{DS}	-200	-150	-200	-150	V
Drain-Gate Voltage ($R_{GS} = 20 \text{ k}\Omega$) ① V_{DGR}	-200	-150	-200	-150	V
Continuous Drain Current I_D @ $T_C = 25^\circ\text{C}$	-4.0	-4.0	-3.5	-3.5	A
Pulsed Drain Current ③ I_{DM}	-16	-16	-14	-14	A
Gate-Source Voltage V_{GS}	± 20				V
Maximum Power Dissipation P_D @ $T_C = 25^\circ\text{C}$	25 (See Fig. 14)				W
Linear Derating Factor	0.2 (See Fig. 14)				W/°C
Single-Pulse Avalanche Energy Rating ④ E_{AS}	500				mJ
Operating Junction and Storage Temperature Range T_J, T_{stg}	-55 to +150				°C
Lead Temperature	300 (0.063 in. (1.6 mm) from case for 10s)				°C

IRFF9230, IRFF9231, IRFF9232, IRFF9233

ELECTRICAL CHARACTERISTICS, At $T_C = 25^\circ\text{C}$ (Unless Otherwise Specified)

CHARACTERISTIC		TYPE	MIN.	TYP.	MAX.	UNITS	TEST CONDITIONS	
Drain-Source Breakdown Voltage	BV_{DS}	IRFF9230	-200	—	—	V	$V_{GS} = 0\text{ V}$ $I_D = -250\text{ }\mu\text{A}$	
		IRFF9232						
		IRFF9231	-150	—	—	V		
		IRFF9233						
Gate Threshold Voltage	$V_{GS(th)}$	ALL	-2.0	—	-4.0	V	$V_{DS} = V_{GS}$, $I_D = -250\text{ }\mu\text{A}$	
Gate-Source Leakage Forward	I_{GSS}	ALL	—	—	-100	nA	$V_{GS} = -20\text{ V}$	
Gate-Source Leakage Reverse	I_{GSS}	ALL	—	—	100	nA	$V_{GS} = 20\text{ V}$	
Zero-Gate Voltage Drain Current	I_{DSS}	ALL	—	—	-250	μA	$V_{DS} = \text{Max. Rating}$, $V_{GS} = 0\text{ V}$	
			—	—	-1000	μA	$V_{DS} = \text{Max. Rating} \times 0.8$, $V_{GS} = 0\text{ V}$, $T_C = 125^\circ\text{C}$	
On-State Drain Current ②	$I_{D(on)}$	IRFF9230	-4.0	—	—	A	$V_{DS} > I_{D(on)} \times r_{DS(on)} \text{ max.}$, $V_{GS} = -10\text{ V}$	
		IRFF9231						
		IRFF9232	-3.5	—	—	A		
		IRFF9233						
Static Drain-Source On-State Resistance ②	$r_{DS(on)}$	IRFF9230	—	0.5	0.8	Ω	$V_{GS} = -10\text{ V}$, $I_D = -2.0\text{ A}$	
		IRFF9231						
		IRFF9232	—	0.8	1.2	Ω		
		IRFF9233						
Forward Transconductance ②	g_{fs}	ALL	2.2	3.5	—	S (U)	$V_{DS} > I_{D(on)} \times r_{DS(on)} \text{ max.}$, $I_D = 2.0\text{ A}$	
Input Capacitance	C_{iss}	ALL	—	550	—	pF	$V_{GS} = 0\text{ V}$, $V_{DS} = -25\text{ V}$, $f = 1.0\text{ MHz}$	
Output Capacitance	C_{oss}	ALL	—	170	—	pF	See Fig. 10	
Reverse Transfer Capacitance	C_{rss}	ALL	—	50	—	pF		
Turn-On Delay Time	$t_d(on)$	ALL	—	30	50	ns	$V_{DD} = 0.5 BV_{DS}$, $I_D = 2.0\text{ A}$, $Z_\theta = 50\text{ }^\circ\text{C/W}$	
Rise Time	t_r	ALL	—	50	100	ns	See Fig. 17	
Turn-Off Delay Time	$t_d(off)$	ALL	—	50	100	ns	(MOSFET switching times are essentially independent of operating temperature.)	
Fall Time	t_f	ALL	—	40	80	ns		
Total Gate Charge (Gate-Source Plus Gate-Drain)	Q_g	ALL	—	31	45	nC	$V_{GS} = -15\text{ V}$, $I_D = -8.0\text{ A}$, $V_{DS} = 0.8\text{ Max. Rating}$. See Fig. 18 for test circuit. (Gate charge is essentially independent of operating temperature.)	
Gate-Source Charge	Q_{gs}	ALL	—	18	26	nC		
Gate-Drain ("Miller") Charge	Q_{gd}	ALL	—	13	19	nC		
Internal Drain Inductance	L_D	ALL	—	5.0	—	nH	Measured from the drain lead, 5mm (0.2 in.) from header to center of die.	Modified MOSFET symbol showing the internal device inductances. 
Internal Source Inductance	L_S	ALL	—	15.0	—	nH	Measured from the source lead, 5mm (0.2 in.) from header to source bonding pad.	
Junction-to-Case	$R_{\theta JC}$	ALL	—	—	5.0	$^\circ\text{C/W}$	Typical socket mount.	
Junction-to-Ambient	$R_{\theta JA}$	ALL	—	—	175	$^\circ\text{C/W}$		

SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

Continuous Source Current (Body Diode) I_S	IRFF9230	—	—	-4.0	A	Modified MOSFET symbol showing the integral reverse P-N junction rectifier. 
	IRFF9231	—	—	-3.5	A	
	IRFF9232	—	—	-3.5	A	
	IRFF9233	—	—	-3.5	A	
Pulse Source Current (Body Diode) ③ I_{SM}	IRFF9230	—	—	-16	A	
	IRFF9231	—	—	-16	A	
	IRFF9232	—	—	-14	A	
	IRFF9233	—	—	-14	A	
Diode Forward Voltage ② V_{SD}	IRFF9230	—	—	-1.5	V	$T_C = 25^\circ\text{C}$, $I_S = -4.0\text{ A}$, $V_{GS} = 0\text{ V}$
	IRFF9231	—	—	-1.5	V	$T_C = 25^\circ\text{C}$, $I_S = -4.0\text{ A}$, $V_{GS} = 0\text{ V}$
	IRFF9232	—	—	-1.5	V	$T_C = 25^\circ\text{C}$, $I_S = -3.5\text{ A}$, $V_{GS} = 0\text{ V}$
	IRFF9233	—	—	-1.5	V	$T_C = 25^\circ\text{C}$, $I_S = -3.5\text{ A}$, $V_{GS} = 0\text{ V}$
Reverse Recovery Time t_{rr}	ALL	—	400	—	ns	$T_J = 150^\circ\text{C}$, $I_F = -4.0\text{ A}$, $di/dt = 100\text{ A}/\mu\text{s}$
Reverse Recovered Charge Q_{rr}	ALL	—	2.6	—	μC	$T_J = 150^\circ\text{C}$, $I_F = -4.0\text{ A}$, $di/dt = 100\text{ A}/\mu\text{s}$
Forward Turn-on Time t_{on}	ALL	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by $L_S + L_D$.				

① $T_J = 25^\circ\text{C}$ to 150°C .② Pulse Test: Pulse width $\leq 300\text{ }\mu\text{s}$.Duty Cycle $\leq 2\%$

③ Repetitive Rating: Pulse width limited by max. junction temperature

See Transient Thermal Impedance Curve (Fig. 5).

④ $V_{DD} = 50\text{ V}$, Starting $T_J = 25^\circ\text{C}$, $L = 46.9\text{ mH}$, $R_\theta = 25\text{ }^\circ\text{C/W}$, Peak $I_L = 4.0\text{ A}$ (See Figs. 15 & 16).

IRFF9230, IRFF9231, IRFF9232, IRFF9233




Fig. 1 - Typical output characteristics.




Fig. 2 - Typical transfer characteristics.




Fig. 3 - Typical saturation characteristics.




Fig. 4 - Maximum safe operating area.




Fig. 5 - Maximum effective transient thermal impedance, junction-to-case vs. pulse duration.

IRFF9230, IRFF9231, IRFF9232, IRFF9233




Fig. 6 - Typical transconductance vs. drain current.




Fig. 7 - Typical source-drain diode forward voltage.




Fig. 8 - Breakdown voltage vs. temperature.




Fig. 9 - Normalized on-resistance vs. temperature.




Fig. 10 - Typical capacitance vs. drain-to-source voltage.




Fig. 11 - Typical gate charge vs. gate-to-source voltage.

IRFF9230, IRFF9231, IRFF9232, IRFF9233




Fig. 12 - Typical on-resistance vs. drain current.




Fig. 13 - Maximum drain current vs. case temperature.




Fig. 14 - Power vs. temperature derating curve.




Fig. 15 - Unclamped inductive test circuit.




Fig. 16 - Unclamped inductive waveforms.




Fig. 17 - Switching time test circuit.




Fig. 18 - Gate charge test circuit.