





Features

- Organization: 262,144 words × 4 bits
- High speed
 - 12/15/20/25/35 ns address access time
 - 4/4/5/6/8 ns output enable access time
- Low power consumption
 - Active: 660 mW max (15 ns cycle)
 - Standby: 27.5 mW max, CMOS I/O
 - 5.5 mW max, CMOS I/O, L version
 - Very low DC component in active power
- 2.0V data retention (L version)
- Equal access and cycle times
- Easy memory expansion with $\overline{CE}$ and $\overline{OE}$ inputs
- TTL-compatible, three-state I/O
- 28-pin JEDEC standard packages
 - 300 mil PDIP and SOJ
 - 400 mil PDIP and SOJ
- ESD protection > 2000 volts
- Latch-up current > 200 mA

Logic block diagram



Pin arrangement



Selection guide

	7C1028-12	7C1028-15	7C1028-20	7C1028-25	7C1028-35	Unit
Maximum address access time	12	15	20	25	35	ns
Maximum output enable access time	4	4	5	6	8	ns
Maximum operating current	130	120	110	100	80	mA
Maximum CMOS standby current	5.0	5.0	5.0	5.0	5.0	mA
	L	1.0	1.0	1.0	1.0	mA

Shaded areas contain advance information.



Functional description

The AS7C1028 is a high performance CMOS 1,048,576-bit Static Random Access Memory (SRAM) organized as 262,144 words $\times$ 4 bits. It is designed for memory applications where fast data access, low power, and simple interfacing are desired.

Equal address access and cycle times (t_{AA} , t_{RC} , t_{WC}) of 12/15/20/25/35 ns with output enable access times (t_{OE}) of 4/4/5/6/8 ns are ideal for high performance applications. A chip enable ($\overline{CE}$) input permits easy memory expansion with multiple-bank memory organizations.

When $\overline{CE}$ is HIGH the device enters standby mode. The standard AS7C1028 is guaranteed not to exceed 27.5 mW power consumption in standby mode; the L version is guaranteed not to exceed 5.5 mW, and typically requires only 800 μ W. The L version also offers 2.0V data retention, with maximum power consumption in this mode of 600 μ W.

A write cycle is accomplished by asserting chip enable ($\overline{CE}$) and write enable ($\overline{WE}$) LOW. Data on the input pins I/O0-I/O3 is written on the rising edge of $\overline{WE}$ (write cycle 1) or $\overline{CE}$ (write cycle 2). To avoid bus contention, external devices should drive I/O pins only after outputs have been disabled with output enable ($\overline{OE}$) or write enable ($\overline{WE}$).

A read cycle is accomplished by asserting chip enable ($\overline{CE}$) and output enable ($\overline{OE}$) LOW, with write enable ($\overline{WE}$) HIGH. The chip drives I/O pins with the data word referenced by the input address. When chip enable or output enable is HIGH, or write enable is LOW, output drivers stay in high-impedance mode.

All chip inputs and outputs are TTL-compatible, and operation is from a single 5V supply. The AS7C1028 is packaged in high volume industry standard packages.

Absolute maximum ratings

Parameter	Symbol	Min	Max	Unit
Voltage on any pin relative to GND	V_t	-0.5	+7.0	V
Power dissipation	P_D	—	1.0	W
Storage temperature (plastic)	T_{stg}	-55	+150	$^{\circ}$ C
Temperature under bias	T_{bias}	-10	+85	$^{\circ}$ C
DC output current	I_{out}	—	20	mA

Stresses greater than those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions outside those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Truth table

$\overline{CE}$	$\overline{WE}$	$\overline{OE}$	Data	Mode
H	X	X	High Z	Standby (I_{SB} , I_{SB1})
L	H	H	High Z	Output Disable
L	H	L	D_{out}	Read
L	L	X	D_{in}	Write

Key: X = Don't Care, L = LOW, H = HIGH

Recommended operating conditions

($T_a = 0^{\circ}$ C to $+70^{\circ}$ C)

Parameter	Symbol	Min	Typ	Max	Unit
Supply voltage	V_{CC}	4.5	5.0	5.5	V
	GND	0.0	0.0	0.0	V
Input voltage	V_{IH}	2.2	—	$V_{CC}+1$	V
	V_{IL}	-0.5 [†]	—	0.8	V

[†] V_{IL} min = -3.0V for pulse width less than $t_{RC}/2$

DC operating characteristics¹(V_{CC} = 5V±10%, GND = 0V, T_a = 0°C to +70°C)

Parameter	Symbol	Test Conditions	-12		-15		-20		-25		-35		Unit
			Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
Input leakage current	I _{LI}	V _{CC} = Max, V _{in} = GND to V _{CC}	—	1	—	1	—	1	—	1	—	1	μA
Output leakage current	I _{LO}	$\overline{CE}$ = V _{IH} , V _{CC} = Max, V _{out} = GND to V _{CC}	—	1	—	1	—	1	—	1	—	1	μA
Operating power supply current	I _{CC}	$\overline{CE}$ = V _{IL} , f = f _{max} , I _{out} = 0 mA	—	130	—	120	—	110	—	100	—	80	mA
		L	—	125	—	115	—	105	—	95	—	75	mA
Standby power supply current	I _{SB}	$\overline{CE}$ = V _{IH} , f = f _{max}	—	50	—	40	—	40	—	35	—	30	mA
			L	—	45	—	35	—	35	—	30	—	25
	I _{SB1}	$\overline{CE}$ > V _{CC} -0.2V, f = 0, V _{in} ≤ 0.2V or	—	5.0	—	5.0	—	5.0	—	5.0	—	5.0	mA
		V _{in} ≥ V _{CC} -0.2V	L	—	1.0	—	1.0	—	1.0	—	1.0	—	1.0
Output voltage	V _{OL}	I _{OL} = 8 mA, V _{CC} = Min	—	0.4	—	0.4	—	0.4	—	0.4	—	0.4	V
	V _{OH}	I _{OH} = -4 mA, V _{CC} = Min	2.4	—	2.4	—	2.4	—	2.4	—	2.4	—	V

Capacitance²(f = 1 MHz, T_a = Room Temperature, V_{CC} = 5V)

Parameter	Symbol	Signals	Test Conditions	Max	Unit
Input capacitance	C _{IN}	A, $\overline{CE}$, $\overline{WE}$, $\overline{OE}$	V _{in} = 0V	5	pF
I/O capacitance	C _{I/O}	I/O	V _{in} = V _{out} = 0V	7	pF

Key to switching waveforms



Rising input



Falling input



Undefined output/don't care


Read cycle^{3,9}(V_{CC} = 5V±10%, GND = 0V, T_a = 0°C to +70°C)

Parameter	Symbol	-12		-15		-20		-25		-35		Unit	Notes
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Read cycle time	t _{RC}	12	—	15	—	20	—	25	—	35	—	ns	
Address access time	t _{AA}	—	12	—	15	—	20	—	25	—	35	ns	3
Chip enable ($\overline{CE}$) access time	t _{ACE}	—	12	—	15	—	20	—	25	—	35	ns	3
Output enable ($\overline{OE}$) access time	t _{OE}	—	3	—	4	—	5	—	6	—	8	ns	
Output hold From address change	t _{OH}	3	—	3	—	3	—	3	—	3	—	ns	5
Chip enable to output in Low Z	t _{CLZ}	3	—	3	—	3	—	3	—	3	—	ns	4, 5
Chip disable to output in High Z	t _{CHZ}	—	3	—	4	—	5	—	6	—	8	ns	4, 5
Output enable to output in Low Z	t _{OLZ}	0	—	0	—	0	—	0	—	0	—	ns	4, 5
Output disable to output in High Z	t _{OHZ}	—	3	—	4	—	5	—	6	—	8	ns	4, 5
Chip enable to power up time	t _{PU}	0	—	0	—	0	—	0	—	0	—	ns	4, 5
Chip Disable to power down time	t _{PD}	—	12	—	15	—	20	—	25	—	35	ns	4, 5




Read waveform 1^{3,6,7,9}

Address controlled



Read waveform 2^{3,6,8,9}

CE controlled



Write cycle¹¹


($V_{CC} = 5V \pm 10\%$, GND = 0V, $T_a = 0^\circ\text{C}$ to $+70^\circ\text{C}$)

Parameter	Symbol	-12		-15		-20		-25		-35		Unit	Notes
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Write cycle time	t_{WC}	12	—	15	—	20	—	20	—	30	—	ns	
Chip enable to write end	t_{CW}	10	—	10	—	12	—	15	—	20	—	ns	
Address setup to write end	t_{AW}	10	—	10	—	12	—	15	—	20	—	ns	
Address setup time	t_{AS}	0	—	0	—	0	—	0	—	0	—	ns	
Write pulse width	t_{WP}	8	—	9	—	12	—	15	—	17	—	ns	
Address hold from end of write	t_{AH}	0	—	0	—	0	—	0	—	0	—	ns	
Data valid to write end	t_{DW}	8	—	9	—	10	—	10	—	15	—	ns	
Data hold time	t_{DH}	0	—	0	—	0	—	0	—	0	—	ns	4, 5
Write enable to output in High Z	t_{WZ}	—	5	—	5	—	5	—	5	—	5	ns	4, 5
Output active from write end	t_{OW}	3	—	3	—	3	—	3	—	3	—	ns	4, 5




Write waveform 1^{10,11}

$\overline{WE}$ controlled



Write waveform 2^{10,11}

$\overline{CE}$ controlled




Data retention characteristics

L version only

Parameter	Symbol	Test Conditions	Min	Max	Unit
V_{CC} for data retention	V_{DR}	$V_{CC} = 2.0V$	2.0	—	V
Data retention current	I_{CCDR}	$\overline{CE} \geq V_{CC} - 0.2V$	—	300	μA
Chip deselect to data retention time	t_{CDR}	$V_{in} \geq V_{CC} - 0.2V$ or $V_{in} \leq 0.2V$	0	—	ns
Operation recovery time	t_R		t_{RC}	—	ns
Input leakage current	$ I_{LI} $		—	1	μA

Data retention waveform

L version only





AC test conditions

- Output load: see Figure B, except for t_{CLZ} and t_{CHZ} see Figure C.
- Input pulse level: GND to 3.0V. See Figure A.
- Input rise and fall times: 5 ns. See Figure A.
- Input and output timing reference levels: 1.5 V.




Figure A: Input Waveform




Figure B: Output Load

Thevenin Equivalent:
 $D_{out} \xrightarrow{168\Omega} +1.728V$




Figure C: Output Load for t_{CLZ} , t_{CHZ}










*including scope and jig capacitance

Notes

- 1 During V_{CC} power-up, a pull-up resistor to V_{CC} on $\overline{CE}$ is required to meet I_{SB} specification.
- 2 This parameter is sampled and not 100% tested.
- 3 For test conditions, see AC Test Conditions, Figures A, B, C.
- 4 t_{CLZ} and t_{CHZ} are specified with $CL = 5pF$ as in Figure C. Transition is measured $\pm 500mV$ from steady-state voltage.
- 5 This parameter is guaranteed but not tested.
- 6 $\overline{WE}$ is HIGH for read cycle.
- 7 $\overline{CE}$ and $\overline{OE}$ are LOW for read cycle.
- 8 Address valid prior to or coincident with $\overline{CE}$ transition LOW.
- 9 All read cycle timings are referenced from the last valid address to the first transitioning address.
- 10 $\overline{CE}$ or $\overline{WE}$ must be HIGH during address transitions.
- 11 All write cycle timings are referenced from the last valid address to the first transitioning address.



Typical DC and AC characteristics



AS7C1028 AS7C1028L



Ordering codes

Package \ Access Time	12 ns	15 ns	20 ns	25 ns	35 ns
Plastic DIP, 300 mil	AS7C1028-12TPC AS7C1028L-12TPC	AS7C1028-15TPC AS7C1028L-15TPC	AS7C1028-20TPC AS7C1028L-20TPC	AS7C1028-25TPC AS7C1028L-25TPC	AS7C1028-35TPC AS7C1028L-35TPC
Plastic DIP, 400 mil	AS7C1028-12PC AS7C1028L-12PC	AS7C1028-15PC AS7C1028L-15PC	AS7C1028-20PC AS7C1028L-20PC	AS7C1028-25PC AS7C1028L-25PC	AS7C1028-35PC AS7C1028L-35PC
Plastic SOJ, 300 mil	AS7C1028-12TJC AS7C1028L-12TJC	AS7C1028-15TJC AS7C1028L-15TJC	AS7C1028-20TJC AS7C1028L-20TJC	AS7C1028-25TJC AS7C1028L-25TJC	AS7C1028-35TJC AS7C1028L-35TJC
Plastic SOJ, 400 mil	AS7C1028-12JC AS7C1028L-12JC	AS7C1028-15JC AS7C1028L-15JC	AS7C1028-20JC AS7C1028L-20JC	AS7C1028-25JC AS7C1028L-25JC	AS7C1028-35JC AS7C1028L-35JC

Shaded areas contain advance information.

Part numbering system

AS7C	1028	X	-XX	X	C
Package: TP = PDIP 300 mil P = PDIP 400 mil TI = SOJ 300 mil J = SOJ 400 mil					
Access time					
Commercial temperature range, 0°C to 70°C					
Asian Specific Tech. +886-2-521-2363					
DOMESTIC REPS					
ALABAMA Concord Component (205) 772-8883	KENTUCKY CenTech (816) 358-8100	NEW JERSEY North ERA Associates (800) 645-5500	TEXAS Southern States Marketing (512) 835-5822	EUROPE Britcomp Sales Surrey, England +44-1932 347077 +44-1932 346256	TAIWAN Golden Way Electronics +886-2-698-1868 x505
ARKANSAS Southern States Marketing (214) 238-7500	LOUISIANA Southern States Marketing North (214) 238-7500	South Electro Tech (610) 272-2125	Dallas (214) 238-7500	Munich, Germany +49-894488496	Puteam International +886-2-729-0373
CALIFORNIA North Brooks Technical (415) 960-3880	MAINE Kitchen & Kutchin (617) 229-2660	NEW YORK NYC ERA Associates (516) 543-0510	Houston (713) 895-8533	Athismons, France +33-1-69387678	
LA Area Competitive Tech. (714) 450-0170	MASSACHUSETTS Kitchen & Kutchin (617) 229-2660	Upstate Tri-Tech (716) 385-6500	UTAH Charles Fields & Assoc. (801) 299-8228	interACTIVE Great Britain, Ireland +44-1773-740263	DISTRIBUTORS All American HQ: (305) 621-8282
San Diego ATS (619) 634-1488	MARYLAND Chesapeake Tech. (301) 236-0530	Rochester (716) 385-6500	VERMONT Kitchen & Kutchin (617) 229-2660	Ramtec Int'l B.V. Holland, Spain, Italy, Belgium, Hungary, Russia +31-2526-21222	Axis: Components, Inc. HQ: (800) 556-0225
COLORADO Technology Sales (303) 692-8835	MICHIGAN Enco Group (810) 338-8600	Binghamton (607) 722-3580	VIRGINIA Chesapeake Tech. (301) 236-0530	HONG KONG Eastele Technology +852-2798-8860	Future Electronics HQ: (514) 594-7710
CONNECTICUT Kitchen & Kutchin (203) 239-0212	MINNESOTA D. A. Case Associates (612) 831-6777	NORTH CAROLINA Concord Component (919) 846-3441	WASHINGTON ES/Chase (206) 823-9535	INDIA Priya Electronics, Inc. San Jose, CA USA (408) 954-1866	Interface Electronics HQ: (800) 632-7792
DELAWARE Electro Tech (610) 272-2125	MISSOURI CenTech (407) 682-9602	NORTH DAKOTA D. A. Case Associates (612) 831-6777	WEST VIRGINIA Chesapeake Tech. (301) 236-0530	Satcom Sales & Svcs. +91-40-761-4675	Please contact your rep to locate a distributor near you
FLORIDA Micro-Electronic Comp. Deerfield Beach (954) 426-8944	MONTANA ES/Chase (503) 684-8500	OHIO Midwest Marketing Assoc. Lyndhurst (216) 381-8575	WISCONSIN D. A. Case Associates (612) 831-6777	ISRAEL Eldis Technology +972-9-562-666	
Orlando (407) 682-9602	MISSISSIPPI Concord Component (205) 772-8883	Dayton (513) 433-2511	WYOMING Technology Sales (303) 692-8835	JAPAN Tokyo Bussan Micro Electronics +81-3-5421-1730	SALES OFFICES
Tampa (813) 393-5011	NEBRASKA CenTech (816) 358-8100	OKLAHOMA Southern States Marketing (214) 238-7500	INTERNATIONAL REPS	Kyoto Rohm Co. Ltd. +81-75-311-2121	HEADQUARTERS Alliance Semiconductor San Jose, CA (408) 383-4900
GEORGIA Concord Component (770) 416-9597	NEVADA Brooks Technical (415) 960-3880	OREGON ES/Chase (503) 684-8500	AUSTRALIA Dingley R&D Electronics +61-3-9558-0444	KOREA FM Korea +822-596-3880 fm@ktnet.co.kr	NORTHEAST AREA Alliance Semiconductor Boston, MA (617) 239-8127
HAWAII Brooks Technical (415) 960-3880	NEW HAMPSHIRE Kitchen & Kutchin (617) 229-2660	PENNSYLVANIA East Electro Tech (610) 272-2125	Bayswater ACD +61-3-9762-7644	MALAYSIA Exer Technologies +60-4-657-9592	TECHNICAL CENTER
IDAHO ES/Chase (503) 684-8500		West Midwest Marketing (216) 381-8575	CANADA J-Squared Technologies Ottawa (613) 592-9540	PUERTO RICO Micro-Electronic Comp. (787) 746-9897	TAIWAN Alliance Semiconductor Tel: +886-2-516-7995 Fax: +886-2-517-4928 alliance@netra.wow.net.tw
ILLINOIS North El-Mech (312) 794-9100		RHODE ISLAND Kitchen & Kutchin (617) 229-2660	Toronto (905) 672-2030		
South CenTech (314) 291-4230		SOUTH CAROLINA Concord Component (919) 846-3441	Montreal (514) 747-1211		
INDIANA CC Electro Sales (317) 921-5000		SOUTH DAKOTA D. A. Case Associates (612) 831-6777	Vancouver (604) 473-4666		
		TENNESSEE Concord Component (205) 772-8883	Calgary (403) 291-6755		
				SINGAPORE Exer Technologies +65-749-1349	

Alliance Semiconductor reserves the right to make changes in this data sheet at any time to improve design and supply the best product possible. Publication of advance information does not constitute a commitment to produce or supply the product described. The company cannot assume responsibility for circuits shown or represent that they are free from patent infringement. Alliance products are not authorized for use as critical components in life support devices or systems without the express written approval of the president of Alliance. ProMotion® and the Alliance logo are registered trademarks of Alliance Semiconductor Corporation. All other trademarks are property of their respective holders.

ALLIANCE SEMICONDUCTOR

3099 North First Street San Jose, CA 95134 Tel (408) 383-4900 Fax (408) 383-4999 www.alsc.com

Printed in U.S.A.

Copyright © 1996 All rights reserved.

June 1996