

# 24-Bit, Multi-Standard D/A Converter for Digital Audio

#### **Features**


- 24 Bit Conversion
- Up to 192 kHz Sample Rates
- 120 dB Dynamic Range
- -100 dB THD+N
- Supports PCM, DSD and External Interpolation filters
- Advanced Dynamic-Element Matching
- Low Clock Jitter Sensitivity
- Digital De-emphasis for 32 kHz, 44.1 kHz and 48 kHz
- External Reference Input

# **Description**

The CS4397 is a complete high performance 24-bit 48/96/192 kHz stereo digital-to-analog conversion system. The device includes a digital interpolation filter followed by a oversampled multi-bit delta-sigma modulator which drives dynamic-element-matching (DEM) selection logic. The output from the DEM block controls the input to a multi-element switched capacitor DAC/low-pass filter, with fully-differential outputs. This multi-bit architecture features significantly lower out-of-band noise and jitter sensitivity than traditional 1-bit designs, and the advanced DEM guarantees low noise and distortion at all signal levels.

#### **ORDERING INFORMATION**

CS4397-KS -10° to 70° C 28-pin Plastic SOIC CS4397-KSZ -10° to 70° C 28-pin Plastic SOIC Lead free CDB4397 Evaluation Board





# **TABLE OF CONTENTS**

1.0 CHARACTERISTICS/SPECIFICATIONS	4
ANALOG CHARACTERISTICS	
Dynamic Performance - Single Speed Mode - Fs equal to 48 kHz	4
Dynamic Performance - Double Speed Mode - Fs equal to 96 kHz	4
Dynamic Performance - Quad-Speed Mode - Fs equal to 192 kHz	4
ANALOG CHARACTERISTICS	5
Power Supplies	
Analog Output	5
Combined Digital and On-chip Analog Filter Response - Single Speed Mode	6
Combined Digital and On-chip Analog Filter Response - Double Speed Mode	
Combined Digital and On-chip Analog Filter Response - Quad-Speed Mode	
ANALOG CHARACTERISTICS - DSD MODE	7
Dynamic Performance - DSD Mode	
Analog Output - DSD Mode	
Combined Digital and On-chip Analog Filter Response - DSD Mode	7
ANALOG CHARACTERISTICS - 8X INTERPOLATOR MODE	8
Dynamic Performance Mode	8
Analog Output	8
Combined Digital and On-chip Analog Filter Response - 8x Interpolator Mode	8
DIGITAL CHARACTERISTICS	9
ABSOLUTE MAXIMUM RATINGS	
RECOMMENDED OPERATING CONDITIONS	9
SWITCHING CHARACTERISTICS	. 10
DSD - SWITCHING CHARACTERISTICS	
8X INTERPOLATOR - SWITCHING CHARACTERISTICS	
SWITCHING CHARACTERISTICS - CONTROL PORT	
I <sup>2</sup> C® Mode	
SPI Mode	
2.0 TYPICAL CONNECTION DIAGRAM	
3.0 REGISTER DESCRIPTION	. 16
3.1 Differential DC offset calibration	
3.2 Soft Mute	
3.3 Mode Select	
3.4 Power DowN	
4.0 PIN DESCRIPTION - PCM MODE	
5.0 PIN DESCRIPTION - DSD MODE	. 23
6.0 PIN DESCRIPTION - 8X INTERPOLATOR MODE	. 24
7.0 APPLICATIONS	
7.1 Recommended Power-up Sequence	. 25
8.0 CONTROL PORT INTERFACE	
8.1 SPI Mode	
8.2 I <sup>2</sup> C Mode	
8.2 Memory Address Pointer (MAP)	. 26
9.0 PARAMETER DEFINITIONS	
10.0 REFERENCES	



## TABLE OF FIGURES

Figure 1. Serial Audio Input Timing	. 10
Figure 2. Direct Stream Digital - Serial Audio Input Timing	. 11
Figure 3. Serial Audio Input Timing	. 12
Figure 4. I2C Control Port Timing	. 13
Figure 5. SPI Control Port Timing	
Figure 6. Typical Connection Diagram - Hardware Mode (Control Port Mode)	
Figure 7. Control Port Timing, I <sup>2</sup> C Mode	
Figure 8. Control Port Timing, SPI mode	
Figure 9. Single-speed Transition Band	
Figure 10. Single-speed Stopband Rejection	. 29
Figure 11. Single-speed Transition Band	. 29
Figure 12. Single-speed Frequency Response	
Figure 13. Double-speed Stopband	
Figure 14. Double-speed Transition Band	. 29
Figure 15. Double-speed Transition Band	
Figure 16. Double-speed Frequency Response	
Figure 17. Quad-speed Stopband Rejection	
Figure 18. Quad-speed Transition Band	
Figure 19. Quad-speed Transition Band	
Figure 20. Quad-speed Frequency Response	
Figure 21.8x Interpolator Stop Band	
Figure 22.8x Interpolator Transition Band	
Figure 23.8x Interpolator Transition Band	
Figure 24.8x Interpolator Frequency Response	
Figure 25.DSD Frequency Response	
Figure 26.DSD Transition Band	
Figure 27.DSD Transition Band	
Figure 28. De-Emphasis Curve	
Figure 29. Format 0, Left Justified	
Figure 30. Format 1, I <sup>2</sup> S	
Figure 31. Format 2, Right Justified, 16-Bit Data	
Figure 32. Format 3, Right Justified, 24-Bit Data	
Figure 33. Format 4. 8x Interpolator Mode	. 32

## **Contacting Cirrus Logic Support**

For a complete listing of Direct Sales, Distributor, and Sales Representative contacts, visit the Cirrus Logic web site at: http://www.cirrus.com/corporate/contacts/

Preliminary product information describes products which are in production, but for which full characterization data is not yet available. Advance product information describes products which are in development and subject to development changes. Cirrus Logic, Inc. has made best efforts to ensure that the information contained in this document is accurate and reliable. However, the information is subject to change without notice and is provided "AS IS" without warranty of any kind (express or implied). No responsibility is assumed by Cirrus Logic, Inc. for the use of this information, nor for infringements of patents or other rights of third parties. This document is the property of Cirrus Logic, Inc. and implies no license under patents, copyrights, trademarks, or trade secrets. No part of this publication may be copied, reproduced, stored in a retrieval system, or transmitted, in any form or by any means (electronic, mechanical, photographic, or otherwise) without the prior written consent of Cirrus Logic, Inc. Items from any Cirrus Logic website or disk may be printed for use by the user. However, no part of the printout or electronic files may be copied, reproduced, stored in a retrieval system, or transmitted, in any form or by any means (electronic, mechanical, photographic, or otherwise) without the prior written consent of Cirrus Logic, Inc. Furthermore, no part of this publication may be used as a basis for manufacture or sale of any items without the prior written consent of Cirrus Logic, Inc. The names of products of Cirrus Logic, Inc. or other vendors and suppliers appearing in this document may be trademarks or service marks of their respective owners which may be registered in some jurisdictions. A list of Cirrus Logic, Inc. trademarks and service marks can be found at http://www.cirrus.com.

<sup>&</sup>quot;The I<sup>2</sup>C-Bus Specification: Version 2.0" Philips Semiconductors, December 1998. http://www.semiconductors.philips.com



# 1.0 CHARACTERISTICS/SPECIFICATIONS

**ANALOG CHARACTERISTICS** ( $T_A = 25~^{\circ}C$ ; Logic "1" = VD = 5~V; VA = 5V; Logic "0" = DGND; Full-Scale Output Sine Wave, 997 Hz; MCLK = 12.288 MHz; SCLK = 3.072 MHz, Measurement Bandwidth 10 Hz to 20 kHz, unless otherwise specified. Test load  $R_L = 1~k\Omega$ ,  $C_L = 10~pF$ )

	Parameter		Symbol	Min	Тур	Max	Unit
Dynamic Perform	ance - Single Spee	d Mode - Fs e	equal to 48	3 kHz			
Dynamic Range		(Note 1)					
	24-Bit	unweighted		TBD	117	-	dB
		A-Weighted		TBD	120	-	dB
	16-Bit	unweighted		-	95	-	dB
	(Note 2)	A-Weighted		-	98	-	dB
Total Harmonic Dis	tortion + Noise	(Note 1)	THD+N				
	24-Bit	0 dB		-	-100	TBD	dB
		-20 dB		-	-97	TBD	dB
		-60 dB		-	-57	TBD	dB
	16-Bit	0 dB		-	-95	-	dB
	(Note 2)	-20 dB		-	-75	-	dB
		-60 dB		-	-35	-	dB
Dynamic Perform	ance - Double Spec	ed Mode - Fs	equal to 9	6 kHz			
Dynamic Range		(Note 1)					
	24-Bit	unweighted		TBD	117	-	dB
		A-Weighted		TBD	120	-	dB
	40 kHz bandwidth	unweighted		TBD	114	-	dB
	16-Bit	unweighted		-	92	-	dB
	(Note 2)	A-Weighted		-	98	-	dB
Total Harmonic Dis	tortion + Noise	(Note 1)	THD+N				
	24-Bit	` 0 dB		-	-100	TBD	dB
		-20 dB		-	-97	TBD	dB
		-60 dB		-	-57	TBD	dB
	16-Bit	0 dB		-	-95	-	dB
	(Note 2)	-20 dB		-	-75	-	dB
		-60 dB		-	-35	-	dB
Dynamic Perform	ance - Quad-Speed	Mode - Fs e	qual to 192	2 kHz			
Dynamic Range		(Note 1)					
	24-Bit	unweighted		TBD	117	-	dB
		A-Weighted		TBD	120	-	dB
	40 kHz bandwidth	unweighted		TBD	114	-	dB
	16-Bit	unweighted		-	92	-	dB
	(Note 2)	A-Weighted		-	98	-	dB
Total Harmonic Dis	tortion + Noise	(Note 1)	THD+N				
	24-Bit	0 dB		-	-100	TBD	dB
		-20 dB		-	-97	TBD	dB
		-60 dB		-	-57	TBD	dB
	16-Bit	0 dB		-	-95	-	dB
	(Note 2)	-20 dB		-	-75	-	dB
		-60 dB		-	-35	-	dB

Notes: 1. Triangular PDF dithered data.

2. Performance limited by 16-bit quantization noise.



# **ANALOG CHARACTERISTICS** (Continued)

Para	meter		Symbol	٧	D = 3 \	<b>\</b>	٧	/D = 5 \	٧	Unit
Power Supplies				Min	Тур	Max	Min	Тур	Max	
Supply Current	normal ope	eration	l <sub>Α</sub>	-	20	TBD	-	20	TBD	mA
VA = 5 V	normal ope	eration	$I_{D}$	-	TBD	TBD	-	TBD	TBD	mA
	power-dowi	n state	$I_D + I_A$	-	60	-	-	30	-	μΑ
Power Dissipation	normal ope	eration		-	TBD	TBD	-	TBD	TBD	mW
VA = 5 V	power	r-down		-	0.3	-	-	0.3	-	mW
Power Supply Rejection F	Ratio (1 kHz) (N	lote 3)	PSRR	-	60	-	-	60	-	dB
	(1:	20 Hz)		-	40	-	-	40	-	dB

Parameter		Symbol	Min	Тур	Max	Unit
Analog Output						
Full Scale Differential Output Voltage			TBD	1.4VREF	TBD	Vpp
Common Mode Voltage			-	0.5VREF	-	VDC
Interchannel Gain Mismatch			-	0.1	-	dB
Gain Drift			-	100	-	ppm/°C
Differential DC Offset			-	2.0	TBD	mV
AC-Load Resistance		$R_{L}$	1	-	-	kΩ
Load Capacitance		C <sub>L</sub>	-	-	100	pF
Interchannel Isolation	(1 kHz)		-	90	-	dB

Notes: 3. Valid with the recommended capacitor values on FILT+ and CMOUT as shown in Figure 1. Increasing the capacitance will also increase the PSRR.



# **ANALOG CHARACTERISTICS** (Continued)

Paramet	er	Symbol	Min	Тур	Max	Unit
Combined Digital and On-ci	hip Analog Filter Resp	onse - Sir	igle Speed N	lode		
Passband	(Note 4)					
	to -0.1 dB corner		-	-	0.470	Fs
	to -3 dB corner		-	-	0.492	Fs
Frequency Response 10 Hz to	o 20 kHz		020	-	+0.015	dB
Passband Ripple			-	-	±0.0001	dB
StopBand			.5465	-	-	Fs
StopBand Attenuation	(Note 5)		102	-	-	dB
Group Delay	(Note 6)	tgd	-	37/Fs	-	S
De-emphasis Error	(Note 7)					
	Fs = 32  kHz		-	-	±0.10	dB
(Relative to 1 kHz)	Fs = 44.1  kHz		-	-	±0.10	dB
	Fs = 48 kHz		-	-	±0.13	dB
Combined Digital and On-cl	hip Analog Filter Resp	onse - Do	uble Speed	Mode		
Passband	(Note 4)					
	to -0.1 dB corner		0	-	0.448	Fs
	to -3 dB corner		0	-	0.486	Fs
Frequency Response 10 Hz to	o 20 kHz		-0.017	-	0.035	dB
Passband Ripple			-	-	±0.0008	dB
StopBand			.570	-	-	Fs
StopBand Attenuation	(Note 5)		82	-	-	dB
Group Delay		tgd	-	20/Fs	-	s
Combined Digital and On-cl	hip Analog Filter Resp	onse - Qu	ad-Speed M	ode		
Passband	(Note 4)					
	to -0.1 dB corner		-	-	0.385	Fs
	to -3 dB corner		-	-	0.472	Fs
Frequency Response 10 Hz to	o 20 kHz		0	-	+0.015	dB
Passband Ripple			-	-	±0.00065	dB
StopBand			0.635	-	-	Fs
StopBand Attenuation	(Note 5)		83	-	-	dB
Group Delay		tgd	-	11/Fs	-	s

Notes: 4. Response is clock dependent and will scale with Fs. Note that the response plots (*Figures 9-28*) have been normalized to Fs and can be de-normalized by multiplying the X-axis scale by Fs.

- 5. For Single-Speed Mode, the Measurement Bandwidth is 0.5465 Fs to 1.4 Fs. For Double-Speed Mode, the Measurement Bandwidth is 0.570 Fs to 1.4 Fs. For Quad-Speed Mode, the Measurement Bandwidth is 0.635 Fs to 1.3 Fs.
- 6. Group Delay for Fs=48 kHz 37/48 kHz=770  $\mu$ s
- 7. De-emphasis is available only in Single Speed Mode.



**ANALOG CHARACTERISTICS - DSD MODE** ( $T_A = 25~^{\circ}C$ ; Logic "1" = VD = 5 V; VA = 5V; Logic "0" = AGND; Full-Scale Output Sine Wave, 997 Hz; Measurement Bandwidth 10 Hz to 20 kHz, unless otherwise specified. Test load  $R_L = 1~k\Omega$ ,  $C_L = 10~pF$ )

Parameter		Symbol	Min	Тур	Max	Unit
Dynamic Performance - DSD Mode						•
Dynamic Range	(Note 1)					
	unweighted		TBD	117	-	dB
	A-Weighted		TBD	120	-	dB
Total Harmonic Distortion + Noise	(Note 1)	THD+N				
	0 dB		-	-100	TBD	dB
	-20 dB		-	-94	TBD	dB
	-60 dB		-	-54	TBD	dB
Analog Output - DSD Mode						
Full Scale Differential Output Voltage	(Note 8)		TBD	1.2VREF	TBD	Vpp
Common Mode Voltage			-	0.5VREF	-	VDC
Interchannel Gain Mismatch			-	0.1	-	dB
Gain Drift			-	100	-	ppm/°C
Differential DC Offset			-	2.0	TBD	mV
Combined Digital and On-chip Anal	og Filter Resp	onse - DS	D Mode			•
Passband	(Note 4)					
to	-0.1 dB corner		-	-	0.95	Fs
t	o -3 dB corner		-	-	2.70	Fs
Frequency Response 10 Hz to 20 kHz			-0.013	-	0	dB
Group Delay		tgd	-	0.2/Fs	-	S

Notes: 8. Assumes a DSD modulation index of 0.7.



**ANALOG CHARACTERISTICS - 8X INTERPOLATOR MODE** ( $T_A$  = 25 °C; Logic "1" = VD = 5 V; VA = 5V; Logic "0" = AGND; Full-Scale Output Sine Wave, 997 Hz; Base Band Fs = 48 kHz, SCLK = 6.144 MHz, Measurement Bandwidth 10 Hz to 20 kHz, unless otherwise specified. Test load  $R_L$  = 1 k $\Omega$ ,  $C_L$  = 10 pF)

Parameter		Symbol	Min	Тур	Max	Unit
Dynamic Performance Mode						
Dynamic Range	(Note 1)					
	unweighted		TBD	117	-	dB
	A-Weighted		TBD	120	-	dB
Total Harmonic Distortion + Noise	(Note 1)	THD+N				
	0 dB		-	-100	TBD	dB
	-20 dB		-	-97	TBD	dB
	-60 dB		-	-57	TBD	dB
Analog Output						
Full Scale Differential Output Voltage			TBD	0.7VREF	TBD	Vpp
Common Mode Voltage			-	0.5VREF	-	VDC
Interchannel Gain Mismatch			-	0.1	-	dB
Gain Drift			-	100	-	ppm/°C
Differential DC Offset			-	2.0	TBD	mV
Combined Digital and On-chip Ana	alog Filter Resp	onse - 8x	Interpolator	Mode		•
Passband	(Note 4)					
to	o -0.1 dB corner		-	-	2.10	Fs
	to -3 dB corner		1	-	3.52	Fs
Frequency Response 10 Hz to 20 kH	lz		-0.0008	-	0	dB
Passband Ripple			-	-	0	dB
StopBand			6.08	-	-	Fs
StopBand Attenuation	(Note 9)		56	-	-	dB
Group Delay		tgd	-	0.9/Fs	-	s

Notes: 9. Measurement Bandwidth is 6.08 to 9.6 Fs



# **DIGITAL CHARACTERISTICS** $(T_A = 25^{\circ}C; VD = 3.0V - 5.25V)$

Parameters		Symbol	Min	Тур	Max	Units
High-Level Input Voltage	VD = 5 V	$V_{IH}$	2.0	-	-	V
	VD = 3 V		2.0	-	-	V
Low-Level Input Voltage	VD = 5 V	V <sub>IL</sub>	-	-	0.8	V
	VD = 3 V		-	-	0.8	V
Input Leakage Current		l <sub>in</sub>	1	-	±10	μΑ
Input Capacitance			-	8	-	pF
Maximum MUTEC Drive Current			-	3	-	mA

# **ABSOLUTE MAXIMUM RATINGS** (AGND = 0 V, all voltages with respect to ground.)

Parameter	Symbol	Min	Max	Unit
DC Power Supply: Positive Analog	VA	-0.3	6.0	V
Positive Digital	VD	-0.3	6.0	V
Reference Voltage	VREF	-0.3	VA	V
Input Current, Any Pin Except Supplies	l <sub>in</sub>	-	±10	mA
Digital Input Voltage	V <sub>IND</sub>	-0.3	(VD)+0.4	V
Ambient Operating Temperature (power applied)	T <sub>A</sub>	-55	125	°C
Storage Temperature	T <sub>stg</sub>	-65	150	°C

WARNING: Operation at or beyond these limits may result in permanent damage to the device. Normal operation is not guaranteed at these extremes.

# RECOMMENDED OPERATING CONDITIONS (DGND = 0V; all voltages with respect to ground)

Parameter	Symbol	Min	Тур	Max	Unit
DC Power Supply: Positive Digital	VD	3.0	3.3	5.25	V
Positive Analog	VA	4.75	5.0	5.25	V
Reference Voltage	VREF	TBD	5.0	VA	V
Specified Temperature Range	T <sub>A</sub>	-10	-	70	°C



# **SWITCHING CHARACTERISTICS** ( $T_A$ = -10 to 70°C; Logic 0 = AGND = DGND; Logic 1 = VD = 5.25 to 3.0 Volts; $C_L$ = 20 pF)

Paramete	er	Symbol	Min	Тур	Max	Unit
Input Sample Rate	(Single-speed mode)	Fs	16	-	50	kHz
	(Double-speed mode)	Fs	50	-	100	kHz
	(Quad-speed mode)	Fs	100	-	200	kHz
LRCK Duty Cycle			45	50	55	%
MCLK Frequency Double speed 128	(Single-speed 256 Fs, 3 Fs or Quad-speed 64 Fs)		4.096	-	12.8	MHz
MCLK Frequency Double speed 192	(Single-speed 384 Fs, 2 Fs or Quad-speed, 96 Fs		6.144	-	19.2	MHz
MCLK Frequency Double speed 256	(Single-speed 512 Fs, Fs or Quad-speed, 128 Fs		8.192	-	25.6	MHz
MCLK Frequency Double speed 384	(Single-speed 768 Fs, Fs or Quad-speed, 192 Fs		12.288	-	38.4	MHz
MCLK Duty Cycle			40	50	60	%
SCLK Frequency	(Single-speed mode)		-	-	256×Fs	Hz
	(Double-speed mode)		-	-	128×Fs	Hz
	(Quad-speed mode)		-	-	64×Fs	Hz
SCLK rising to LRCK edge delay		t <sub>slrd</sub>	20	-	-	ns
SCLK rising to LRCK edge setup tir	ne	t <sub>slrs</sub>	20	-	-	ns
SDATA valid to SCLK rising setup to	ime	t <sub>sdlrs</sub>	20	-	-	ns
SCLK rising to SDATA hold time		t <sub>sdh</sub>	20	-	-	ns




Figure 1. Serial Audio Input Timing



# **DSD - SWITCHING CHARACTERISTICS** ( $T_A$ = -10 to 70°C; Logic 0 = AGND = DGND; Logic 1 = VD = 5.25 to 3.0 Volts; $C_L$ = 20 pF)

Parameter		Symbol	Min	Тур	Max	Unit
Input Bit Rate per Channel	(64x Oversampled)		1.024	-	3.2	Mb/s
	(128x Oversampled)		2.048	-	6.4	Mb/s
Master Clock Frequency	(CLKMODE = 0)		4.096	-	12.8	MHz
	(CLKMODE = 1)		6.144	-	19.2	MHz
MCLK Duty Cycle	(All DSD modes)		40	-	60	%
DSD_SCLK Pulse Width Low		t <sub>sclkl</sub>	20	-	-	ns
DSD_SCLK Pulse Width High		t <sub>sclkh</sub>	20	-	-	ns
DSD_SCLK Frequency	(64x Oversampled)		1.024	-	3.2	MHz
	(128x Oversampled)		2.048	-	6.4	MHz
DSD_LI_R valid to DSD_SCLK rising setup time			20	-	-	ns
DSD_SCLK rising to DSD_L or DSD_F	R hold time	t <sub>sdh</sub>	20	-	-	ns




Figure 2. Direct Stream Digital - Serial Audio Input Timing



# **8X INTERPOLATOR - SWITCHING CHARACTERISTICS** ( $T_A$ = -10 to 70°C; Logic 0 = AGND = DGND; Logic 1 = VD = 5.25 to 3.0 Volts; $C_L$ = 20 pF)

Parameter	Symbol	Min	Тур	Max	Unit	
Input Sample Rate	(Note 10)	Fs	128	-	400	kHz
MCLK Frequency	(MCLK = 32×Fs)		4.096	-	12.8	MHz
	$(MCLK = 48 \times Fs)$		6.144	-	19.2	MHz
	$(MCLK = 64 \times Fs)$		8.192	-	25.6	MHz
	$(MCLK = 96 \times Fs)$		12.288	-	28.4	MHz
MCLK Duty Cycle			40	-	50	%
WCKI Duty Cycle			25	-	75	%
BCKI Frequency					32xFs	MHz
BCKI rising to WCKI edge delay		t <sub>slrd</sub>	20	-	-	ns
BCKI rising to WCKI edge setup time		t <sub>slrs</sub>	20	-	-	ns
SDATA valid to BCKI rising setup time		t <sub>sdlrs</sub>	20	-	-	ns
BCKI rising to DIL/DIR hold time	_	t <sub>sdh</sub>	20	-	-	ns

Notes: 10. Fs refers to the input sample rate to the Digital-to-Analog converter, i.e.  $Fs = 44.1 \text{ kHz} \times 8 = 352.8 \text{ kHz}$ .




Figure 3. Serial Audio Input Timing



# **SWITCHING CHARACTERISTICS - CONTROL PORT**

 $(T_A = 25 \, ^{\circ}C; \, VD = 5.25 \, V \, to \, 3.0 \, Volts; \, Inputs: \, logic \, 0 = AGND, \, logic \, 1 = VD, \, C_L = 30 \, pF)$ 

Parameter	Symbol	Min	Max	Unit
I <sup>2</sup> C <sup>®</sup> Mode				
SCL Clock Frequency	f <sub>scl</sub>	-	100	KHz
RST Rising Edge to Start	t <sub>irs</sub>	500	-	ns
Bus Free Time Between Transmissions	t <sub>buf</sub>	4.7	-	μs
Start Condition Hold Time (prior to first clock pulse)	t <sub>hdst</sub>	4.0	-	μs
Clock Low time	t <sub>low</sub>	4.7	-	μs
Clock High Time	t <sub>high</sub>	4.0	-	μs
Setup Time for Repeated Start Condition	t <sub>sust</sub>	4.7	-	μs
SDA Hold Time from SCL Falling (Note 11)	t <sub>hdd</sub>	0	-	μs
SDA Setup time to SCL Rising	t <sub>sud</sub>	250	-	ns
Rise Time of Both SDA and SCL Lines	t <sub>r</sub>	-	1	μs
Fall Time of Both SDA and SCL Lines	t <sub>f</sub>	-	300	ns
Setup Time for Stop Condition	t <sub>susp</sub>	4.7	-	μs

Notes: 11. Data must be held for sufficient time to bridge the 300 ns transition time of SCL.




Figure 4. I<sup>2</sup>C Control Port Timing



# **SWITCHING CHARACTERISTICS - CONTROL PORT**

( $T_A$  = 25 °C; VD = 5.25 V to 3.0 Volts; Inputs: Iogic 0 = AGND, Iogic 1 = VD, Iogic 1 = VD,

Parameter	Symbol	Min	Max	Unit
SPI Mode		•		
CCLK Clock Frequency	f <sub>sclk</sub>	-	6	MHz
RST Rising Edge to CS Falling	t <sub>srs</sub>	500	-	ns
CCLK Edge to CS Falling (No	ite 12) t <sub>spi</sub>	500	-	ns
CS High Time Between Transmissions	t <sub>csh</sub>	1.0	-	μs
CS Falling to CCLK Edge	t <sub>css</sub>	20	-	ns
CCLK Low Time	t <sub>scl</sub>	66	-	ns
CCLK High Time	t <sub>sch</sub>	66	-	ns
CDIN to CCLK Rising Setup Time	t <sub>dsu</sub>	40	-	ns
CCLK Rising to DATA Hold Time (No	ote 13) t <sub>dh</sub>	15	-	ns
Rise Time of CCLK and CDIN (No	ote 14) t <sub>r2</sub>	-	100	ns
Fall Time of CCLK and CDIN (No	te 14) t <sub>f2</sub>	-	100	ns
CCLK Falling to CDOUT valid	t <sub>ov</sub>	45		ns

Notes: 12.  $t_{spi}$  only needed before first falling edge of  $\overline{CS}$  after  $\overline{RST}$  rising edge.  $t_{spi} = 0$  at all other times.

- 13. Data must be held for sufficient time to bridge the transition time of CCLK.
- 14. For  $F_{SCK} < 1 \text{ MHz}$




Figure 5. SPI Control Port Timing



# 2.0 TYPICAL CONNECTION DIAGRAM




Figure 6. Typical Connection Diagram - Hardware Mode (Control Port Mode)



# 3.0 REGISTER DESCRIPTION

#### 3.1 DIFFERENTIAL DC OFFSET CALIBRATION

Mode Control Register (address 01h)

7	6	5	4	3	2	1	0
CAL	MUTE	M4	М3	M2	M1	M0	PDN

Access:

R/W in I<sup>2</sup>C and SPI.

Default:

0 - Disabled

Function:

Enabling this function will initiate a calibration to minimize the differential DC offset. This function will be automatically reset following completion of the calibration sequence.

CAL	MODE					
0	Disabled : CAL complete					
1	Enabled : CAL initiated					

Table 1.

#### 3.2 SOFT MUTE

Mode Control Register (address 01h)

7	6	5	4	3	2	1	0
CAL	MUTE	M4	М3	M2	M1	MO	PDN

Access:

R/W in I<sup>2</sup>C and SPI.

Default:

0 - Enabled

Function:

The analog outputs will ramp to a muted state when enabled. The ramp requires 1152 left/right clock cycles in Single Speed, 2304 cycles in Double Speed and 4608 cycles in Quad Speed mode. The bias voltage on the outputs will be retained and MUTEC will go low at the completion of the ramp period.

The analog outputs will ramp to a normal state when this function transitions from the enabled to disabled state. The ramp requires 1152 left/right clock cycles in Single Speed, 2304 cycles in Double Speed and 4608 cycles in Quad Speed mode. The MUTEC will go high immediately on disabling of MUTE.

MUTE	MODE
0	Enabled
1	Disabled

Table 2.



#### 3.3 MODE SELECT

Mode Control Register (address 01h)

7	6	5	4	3	2	11	0
CAL	MUTE	M4	M3	M2	M1	M0	PDN

Access:

R/W in I<sup>2</sup>C and SPI.

Default:

00000

#### Function:

The Mode Select pins determine the operational mode of the device as detailed in Tables 9-14. The options include:

Selection of the Digital Interface Format which determines the required relationship between the Left/Right clock, serial clock and serial data as detailed in Figures 29-33

Selection of the standard 15  $\mu$ s/50  $\mu$ s digital de-emphasis filter response, Figure 28, which requires reconfiguration of the digital filter to maintain the proper filter response for 32, 44.1 or 48 kHz sample rates.

Selection of the appropriate clocking mode to match the input sample rates.

Access to the Direct Stream Digital Mode

Access to the 8x Interpolation Input Mode

#### 3.4 POWER DOWN

Mode Control Register (address 01h)

7	6	5	4	3	2	1	0
CAL	MUTE	M4	M3	M2	M1	MO	PDN

Access:

R/W in I<sup>2</sup>C and SPI.

Default:

1 - Powered Down

## Function:

The analog and digital sections will be placed into a power-down mode when this function is enabled. This bit must be cleared to resume normal operation.

PDN		MODE	
0	Disabled		
1	Enabled		

Table 3.



# 4.0 PIN DESCRIPTION - PCM MODE

		•	$\bigcup$		
Reset	RST	□ 1	28	VREF	Voltage Reference
See Description	M4(AD0/CS)	$\Box$ 2	27	FILT+	Reference Filter
See Description	M3(AD1/CDIN)	$\square$ 3	26	FILT-	Reference Ground
See Description	M2(SCL/CCLK)	$\Box$ 4	25	CMOUT	Common ModeS Voltage
See Description	M0(SDA/CDOUT)	□ 5	24	<b>AOUTL-</b>	Differential Output
Digital Ground	DGND	$\Box \epsilon$	23	AOUTL+	Differential Output
Digital Power	VD	$\Box$ 7	22	VA	Analog Power
Digital Power	VD	□ 8	21	AGND	Analog Ground
Digital Ground	DGND		20	AOUTR+	Differential Output
Master Clock	MCLK	□ 1	0 19	<b>AOUTR-</b>	Differential Output
Serial Clock	SCLK	<b>□</b> 1	1 18	AGND	Analog Ground
Left/Right Clock	LRCK		2 17	MUTEC	Mute Control
Serial Data	SDATA		3 16	C/H	Control port/Hardware select
See Description	M1		4 15	MUTE	Soft Mute

# Reset - RST

Pin 1, Input Function:

The device enters a low power mode and all internal state machines registers are reset when low. When high, the device will be in a normal operation mode .

RST	DESCRIPTION
0	Enabled
1	Normal operation mode

# **Digital Ground - DGND**

Pins 6 and 9, Inputs

Function:

Digital ground reference.

# **Digital Power - VD**

Pins 7 and 8, Input

Function:

Digital power supply. Typically 5.0 to 3.0 VDC.

# **Master Clock - MCLK**

Pin 10, Input

Function:

The master clock frequency must be either 256x, 384x, 512x or 768x the input sample rate in Single Speed Mode; either 128x, 192x 256x or 384x the input sample rate in Double Speed Mode; or 64x, 96x 128x or 192x the input sample rate in Quad Speed Mode. Tables 4-6 illustrate the standard audio sample rates and the required master clock frequencies.



Sample Rate	MCLK (MHz)							
(kHz)	256x	256x 384x 512x 768x						
32	8.1920	12.2880	16.3840	24.5760				
44.1	11.2896	16.9344	22.5792	33.8688				
48	12.2880	18.4320	24.5760	36.8640				

Table 4. Single Speed (16 to 50 kHz sample rates) Common Clock Frequencies

Sample Rate	MCLK (MHz)						
(kHz)	128x	192x	256x	384x			
64	8.1920	12.2880	16.3840	24.5760			
88.2	11.2896	16.9344	22.5792	33.8688			
96	12.2880	18.4320	24.5760	36.8640			

Table 5. Double Speed (50 to 100 kHz sample rates) Common Clock Frequencies

Sample Rate	MCLK (MHz)						
(kHz)	64x	96x	128x	192x			
176.4	11.2896	16.9344	22.5792	33.8688			
192	12.2880	18.4320	24.5760	36.8640			

Table 6. Quad Speed (100 to 200 kHz sample rates) Common Clock Frequencies

#### Serial Clock - SCLK

Pin 11, Input

Function:

Clocks individual bits of serial data into the SDATA pin. The required relationship between the Left/Right clock, serial clock and serial data is defined by either the Mode Control Byte in Control Port Mode or the M0 - M4 pins in Hardware Mode. The options are detailed in Figures 29-33

#### Left/Right Clock - LRCK

Pin 12, Input

Function:

The Left/Right clock determines which channel is currently being input on the serial audio data input, SDATA. The frequency of the Left/Right clock must be at the input sample rate. Audio samples in Left/Right sample pairs will be simultaneously output from the digital-to-analog converter whereas Right/Left pairs will exhibit a one sample period difference. The required relationship between the Left/Right clock, serial clock and serial data is defined by the Mode Control Byte and the options are detailed in Figures 29-33

## Serial Audio Data - SDATA

Pin 13, Input

Function:

Two's complement MSB-first serial data is input on this pin. The data is clocked into SDATA via the serial clock and the channel is determined by the Left/Right clock. The required relationship between the Left/Right clock, serial clock and serial data is defined by the Mode Control Byte and the options are detailed inin Figures 29-33

## Soft Mute - MUTE

Pin 15, Input

Function:

The analog outputs will ramp to a muted state when enabled. The ramp requires 1152 left/right clock cy-



cles in Single Speed, 2304 cycles in Double Speed and 4608 cycles in Quad Speed mode. The bias voltage on the outputs will be retained and MUTEC will go active at the completion of the ramp period.

The analog outputs will ramp to a normal state when this function transitions from the enabled to disabled state. The ramp requires 1152 left/right clock cycles in Single Speed, 2304 cycles in Double Speed and 4608 cycles in Quad Speed mode. The MUTEC will release immediately on setting MUTE = 1.

The <u>converter</u> analog outputs will mute when enabled. The bias voltage on the outputs will be retained and <u>MUTEC</u> will go active during the mute period.

Mute	DESCRIPTION			
0	Enabled			
1	Normal operation mode			

# Control Port / Hardware Mode Select - C/H

Pin 16, Input

Function:

Determines if the device will operate in either the Hardware Mode or Control Port Mode.

C/H	DESCRIPTION
0	Hardware Mode Enabled
1	Control Port Mode Enabled

## Mute Control - MUTEC

Pin 17, Output

Function:

The Mute Control pin goes low during power-up initialization, reset, muting, master clock to left/right clock frequency ratio is incorrect or power-down. This pin is intended to be used as a control for an external mute circuit to prevent the clicks and pops that can occur in any single supply system. Use of Mute Control is not mandatory but recommended for designs requiring the absolute minimum in extraneous clicks and pops.

# **Analog Ground - AGND**

Pins 18 and 21, Inputs

Function:

Analog ground reference.

# Differential Analog Outpus - AOUTR-, AOUTR+ and AOUTL-, AOUTL+

Pins 19, 20, 23 and 24, Outputs

Function:

The full scale differential analog output level is specified in the Analog Characteristics specifications table.

# **Analog Power - VA**

Pin 22, Input

Function:

Power for the analog and reference circuits. Typically 5VDC.



## **Common Mode Voltage - CMOUT**

Pin 25, Output

Function:

Filter connection for internal bias voltage, typically 50% of VREF. Capacitors must be connected from CMOUT to analog ground, as shown in Figure 6. CMOUT has a typical source impedence of 25 k $\Omega$  and any current drawn from this pin will alter device performance

#### Reference Ground - FILT-

Pin 26, Input

Function:

Ground reference for the internal sampling circuits. Must be connected to analog ground.

#### Reference Filter - FILT+

Pin 27, Output

Function:

Positive reference for internal sampling circuits. External capacitors are required from FILT+ to analog ground, as shown in Figure 6. The recommended values will typically provide 60 dB of PSRR at 1 kHz and 40 dB of PSRR at 120 Hz. FILT+ is not intended to supply external current.

# Voltage Reference Input- VREF

Pin 28, Input

Function:

Analog voltage reference. Typically 5VDC.

## **HARDWARE MODE**

## Mode Select - M0, M1, M2, M3, M4

Pins 2, 3, 4, 5 and 14, Inputs

Function:

The Mode Select pins determine the operational mode of the device as detailed in Tables 9-14. The options include;

Selection of the Digital Interface Format which determines the required relationship between the Left/Right clock, serial clock and serial data as detailed in Figures 29-33

Selection of the standard 15  $\mu$ s/50  $\mu$ s digital de-emphasis filter response, Figure 28, which requires reconfiguration of the digital filter to maintain the proper filter response for 32, 44.1 or 48 kHz sample rates.

Selection of the appropriate clocking mode to match the input sample rates.

Access to the Direct Stream Digital Mode

Access to the 8x Interpolation Input Mode

## **CONTROL PORT MODE**

# Address Bit 0 / Chip Select - AD0 / CS

Pin 2, Input

Function:

In I<sup>2</sup>C mode, AD0 is a chip address bit.  $\overline{\text{CS}}$  is used to enable the control port interface in SPI mode. The device will enter the SPI mode at anytime a high to low transition is detected on this pin. Once the device has entered the SPI mode, it will remain until either the part is reset or undergoes a power-down cycle.



## Address Bit 1 / Control Data Input - AD1/CDIN

Pin 3, Input

Function:

In I<sup>2</sup>C mode, AD1 is a chip address bit. CDIN is the control data input line for the control port interface in SPI mode.

# Serial Control Interface Clock - SCL/CCLK

Pin 4, Input

Function:

In I<sup>2</sup>C mode, SCL clocks the serial control data into or from SDA/CDOUT.

In SPI mode, CCLK clocks the serial data into AD1/CDIN and out of SDA/CDOUT.

#### Serial Control Data I/O - SDA/CDOUT

Pin 5, Input/Output

Function:

In I<sup>2</sup>C mode, SDA is a data input/output. CDOUT is the control data output for the control port interface in SPI mode.

#### M1 - Mode Select

Pin 14, Input

Function:

This pin is not used in Control Port Mode and must be terminated to ground.



# 5.0 PIN DESCRIPTION - DSD MODE

		• \ \		
Refer to PCM mode	RST □	1 28	□ VREF	Refer to PCM mode
Refer to PCM mode	M4(ADO/CS) □	2 27	□ FILT+	Refer to PCM mode
Refer to PCM mode	M3(AD1/CDIN) □	3 26	□ FILT-	Refer to PCM mode
Refer to PCM mode	M2(SCL/CCLK) □	4 25	$\square$ CMOUT	Refer to PCM mode
Refer to PCM mode	M0(SDA/CDOUT)□	5 24	□ AOUTL-	Refer to PCM mode
Refer to PCM mode	DGND □	6 23	□ AOUTL+	Refer to PCM mode
Refer to PCM mode	VD □	7 22	□ VA	Refer to PCM mode
Refer to PCM mode	VD □	8 21	□ AGND	Refer to PCM mode
Refer to PCM mode	DGND □	9 20	□ AOUTR+	Refer to PCM mode
Master Clock	MCLK □	10 19	□ AOUTR-	Refer to PCM mode
DSD Serial Clock	$DSD\_SCLK \sqsubseteq$	11 18	□ <u>AGND</u>	Refer to PCM mode
Master Clock Mode	CLKMODE	12 17	□ MUTEC	Refer to PCM mode
Left Channel Data	DSD_L □	13 16	□ C/H	Refer to PCM mode
Right Channel Data	DSD_R □	14 15	MUTE	Refer to PCM mode

#### **Master Clock - MCLK**

Pin 10, Input Function:

The master clock frequency must be either 4x or 6x the DSD data rate for 64x oversampled DSD data and 2x or 3x the DSD data rate for 128x oversampled DSD data, refer to Table 7.

#### **CLKMODE**

Pin 12, Input

Function:

This pin determines the allowable Master Clock to DSD data ratio as defined in Table 7.

		CLKMODE				
		0 1				
DSD Over-	64x	4x	6x			
Sampling Ratio	128x	2x	3x			

Table 7. MCLK to DSD Data Rate Clock Ratios

# DSD Serial Clock - DSD\_SCLK

Pin 11, Input

Function:

Clocks the individual bits of the DSD audio data into the DSD\_L and DSD\_R pins.

# Audio Data - DSD\_L and DSD\_R

Pins 13 and 14, Inputs

Function:

Direct Stream Digital audio data is clocked into DSD\_L and DSD\_R via the DSD serial clock.



# 6.0 PIN DESCRIPTION - 8X INTERPOLATOR MODE

Refer to PCM mode	RST	1	28	$\Box$	VREF	Refer to PCM mode
Refer to PCM mode	M4(AD0/CS)	2	27	7 🗀	FILT+	Refer to PCM mode
Refer to PCM mode	M3(AD1/CDIN)	3	26	3	FILT-	Refer to PCM mode
Refer to PCM mode	M2(SCL/CCLK)	4	25	5	CMOUT	Refer to PCM mode
Refer to PCM mode	M0(SDA/CDOUT)	5	24	1 🗀	AOUTL-	Refer to PCM mode
Refer to PCM mode	DGND	6	23	3	AOUTL+	Refer to PCM mode
Refer to PCM mode	VD	7	22	2 □	VA	Refer to PCM mode
Refer to PCM mode	VD	8	21		AGND	Refer to PCM mode
Refer to PCM mode	DGND	9	20	$\Box$	AOUTR+	Refer to PCM mode
Master Clock	MCLK	10	19	9	<b>AOUTR-</b>	Refer to PCM mode
Bit Clock	BCKI	11	18	3	AGND	Refer to PCM mode
Word Clock	WCKI	12	17	7 🗀	M <u>U</u> TEC	Refer to PCM mode
Left Channel Data	DIL	13	16	$\Box$	C/H	Refer to PCM mode
Right Channel Data	DIR	14	15	5 D	MUTE	Refer to PCM mode
		<u> </u>				

#### **Master Clock - MCLK**

Pin 10, Input

Function:

The master clock frequency must be either 32x, 48x, 64x or 96x the input sample rate. Table 8 illustrates the standard audio sample rates and the required master clock frequencies.

Sample Rate		MCLK (MHz) 32x 48x 64x 96x						
(kHz)	32x							
32 x 8	8.1920	12.2880	16.384	24.576				
44.1 x 8	11.2896	16.9344	22.579	33.869				
48 x 8	12.2880	18.4320	24.576	36.864				

**Table 8. Common Clock Frequencies** 

## **Bit Clock - BCKI**

Pin 11, Input

Function:

Clocks the individual serial data bits into the DIL and DIR pins. Refer to Figure 33

## **Word Clock - WCKI**

Pin 12, Input

Function:

The word clock determines which channel is currently being input on the serial audio data input, SDATA. The frequency of the word clock must be at 8x the baseband sample rate. Refer to Figure 33.

## Serial Audio Data - DIR and DIL

Pins 12 and 13, Inputs

Function:

Two's complement MSB-first serial data is input on these pins. The data is clocked into DIL and DIR via the bit clock. Refer to Figure 33.



# 7.0 APPLICATIONS

# **7.1 Recommended Power-up Sequence**

- 1. Hold  $\overline{RST}$  low until the power supplies, master, and left/right clocks are stable.
- 2. Bring  $\overline{RST}$  high.



## 8.0 CONTROL PORT INTERFACE

The control port is used to load all the internal settings of the CS4397. The operation of the control port may be completely asynchronous to the audio sample rate. However, to avoid potential interference problems, the control port pins should remain static if no operation is required.

The control port has 2 modes: SPI and  $I^2C$ , with the CS4397 operating as a slave device in both modes. If  $I^2C$  operation is desired, AD0/ $\overline{CS}$  should be tied to VD or DGND. If the CS4397 ever detects a high to low transition on AD0/ $\overline{CS}$  after power-up, SPI mode will be selected.

# 8.1 SPI Mode

In SPI mode,  $\overline{CS}$  is the CS4397 chip select signal, CCLK is the control port bit clock, CDIN is the input data line from the microcontroller, CDOUT is the data output and the chip address is 0010000. The data is clocked on the rising edge of CCLK.

Figure 7 shows the operation of the control port in SPI mode. To write to a register, bring  $\overline{CS}$  low. The first 7 bits on CDIN form the chip address, and must be 0010000. The eighth bit is a read/write indicator ( $R/\overline{W}$ ). The next 8 bits form the Memory Address Pointer (MAP), which is set to 01h. The next 8 bits are the data which will be placed into the register designated by the MAP.

# 8.2 I<sup>2</sup>C Mode

In  $I^2C$  mode, SDA is a bi-directional data line. Data is clocked into and out of the part by the clock, SCL, with the clock to data relationship as shown in Figure 3. There is no  $\overline{CS}$  pin. Pins AD0 and AD1 form the partial chip address and should be tied to VD or DGND as required. The 7-bit address field, which is the first byte sent to the CS4397, must be 00100(AD1)(AD0) where (AD1) and (AD0) match the setting of the AD0 and AD1 pins. The eighth bit of the address byte is the R/ $\overline{W}$  bit (high for a read, low for a write). If the operation is a write, the next byte is the Memory Address Pointer, MAP, which selects the register to be read or written. The MAP is then followed by the data to be written. If the operation is a read, then the contents of the register pointed to by the MAP will be output after the chip address.

For more information on I<sup>2</sup>C, please see "The I<sup>2</sup>C-Bus Specification: Version 2.0", listed in the References section.

# Memory Address Pointer (MAP)

7	6	5	4	3	2	1	0
INCR	Reserved	Reserved	Reserved	Reserved	MAP2	MAP1	MAP0
0	0	0	0	0	0	0	1

INCR (Auto MAP Increment Enable)

Default = '0'


0 - Disabled

1 - Enabled

MAP0-2 (Memory Address Pointer)


Default = '001'





MAP = Memory Address Pointer = 0

Figure 7. Control Port Timing, SPI mode



Note: If operation is a write, this byte contains the Memory Address Pointer, MAP.

Figure 8. Control Port Timing, I<sup>2</sup>C Mode



M4	M1 (DIF1)	M0 (DIF0)	DESCRIPTION	FORMAT	FIGURE
0	0	0	Left Justified, up to 24-bit data	0	29
0	0	1	I <sup>2</sup> S, up to 24-bit data	1	30
0	1	0	Right Justified, 16-bit Data	2	31
0	1	1	Right Justified, 24-bit Data	3	33

Table 9. Single Speed (16 to 50 kHz) Digital Interface Format Options

M4	M3 (DEM1)	M2 (DEM0)	DESCRIPTION	FIGURE
0	0	0	32 kHz De-Emphasis	28
0	0	1	44.1 kHz De-Emphasis	28
0	1	0	48 kHz De-Emphasis	28
0	1	1	De-Emphasis Disabled	-

Table 10. Single Speed (16 to 50 kHz) De-Emphasis Options

M4	М3	M2	M1	MO	DESCRIPTION	
1	1	1	0	0 Left Justified up to 24-bit data, Format 0		
1	1	1	0	1 $I^2$ S up to 24-bit data, Format 1		
1	1	1	1	0 Right Justified 16-bit data, Format 2		
1	1	1	1	1	Right Justified 24-bit data, Format 3	

Table 11. Double Speed (50 to 100 kHz) Sample Rate Mode Options

M4	М3	M2	M1	MO	DESCRIPTION	
1	1	0	0	0 Left Justified up to 24-bit data, Format 0		
1	1	0	0	1	1 I <sup>2</sup> S up to 24-bit data, Format 1	
1	1	0	1	0 Right Justified 16-bit data, Format 2		
1	1	0	1	1	Right Justified 24-bit data, Format 3	

Table 12. Quad (100 to 200 kHz) Sample Rate Mode Options

M4	М3	M2	M1	MO	DESCRIPTION
1	0	0	0	0	Right Justified 20-bit data
			(DIR)		
1	0	0	0	1	Right Justified 24-bit data
			(DIR)		

**Table 13. 8x Interpolated Input Mode Options** 

M4	М3	M2	M1	MO	DESCRIPTION
1	0	1	0	0	64x Oversampled DSD
			(DSD_R)		
1	0	1	0	1	128x Oversampled DSD
			(DSD_R)		

**Table 14. Direct Stream Digital Options** 




Figure 9. Single-speed Transition Band




Figure 11. Single-speed Transition Band




Figure 13. Double-speed Stopband




Figure 15. Double-speed Transition Band




Figure 10. Single-speed Stopband Rejection




Figure 12. Single-speed Frequency Response




Figure 14. Double-speed Transition Band




Figure 16. Double-speed Frequency Response




Figure 17. Quad-speed Stopband Rejection




Figure 19. Quad-speed Transition Band




Figure 21. 8x Interpolator Stop Band




Figure 23. 8x Interpolator Transition Band




Figure 18. Quad-speed Transition Band




Figure 20. Quad-speed Frequency Response




Figure 22. 8x Interpolator Transition Band





Figure 24. 8x Interpolator Frequency Response






Figure 25. DSD Frequency Response

Figure 26. DSD Transition Band




Figure 27. DSD Transition Band




Figure 28. De-Emphasis Curve






Figure 33. Format 4, 8x Interpolator Mode



## 9.0 PARAMETER DEFINITIONS

## **Total Harmonic Distortion + Noise (THD+N)**

The ratio of the rms value of the signal to the rms sum of all other spectral components over the specified bandwidth (typically 10Hz to 20kHz), including distortion components. Expressed in decibels.

## **Dynamic Range**

The ratio of the full scale rms value of the signal to the rms sum of all other spectral components over the specified bandwidth. Dynamic range is a signal-to-noise measurement over the specified bandwidth made with a -60 dBFS signal. 60 dB is then added to the resulting measurement to refer the measurement to full scale. This technique ensures that the distortion components are below the noise level and do not effect the measurement. This measurement technique has been accepted by the Audio Engineering Society, AES17-1991, and the Electronic Industries Association of Japan, EIAJ CP-307.

#### Interchannel Isolation

A measure of crosstalk between the left and right channels. Measured for each channel at the converter's output with all zeros to the input under test and a full-scale signal applied to the other channel. Units in decibels.

#### Interchannel Gain Mismatch

The gain difference between left and right channels. Units in decibels.

#### **Gain Error**

The deviation from the nominal full scale analog output for a full scale digital input.

## **Gain Drift**

The change in gain value with temperature. Units in ppm/°C.


# 10.0 REFERENCES

- 1) "How to Achieve Optimum Performance from Delta-Sigma A/D & D/A Converters" by Steven Harris. Paper presented at the 93rd Convention of the Audio Engineering Society, October 1992.
- 2) CDB4397 Evaluation Board Datasheet
- 3) "The I<sup>2</sup>C-Bus Specification: Version 2.0" Philips Semiconductors, December 1998. http://www.semiconductors.philips.com



# 11.0 PACKAGE DIMENSIONS

# 28L SOIC (300 MIL BODY) PACKAGE DRAWING



	INC	HES	MILLIMETERS		
DIM	MIN	MAX	MIN	MAX	
Α	0.093	0.104	2.35	2.65	
A1	0.004	0.012	0.10	0.30	
В	0.013	0.020	0.33	0.51	
С	0.009	0.013	0.23	0.32	
D	0.697	0.713	17.70	18.10	
E	0.29G10	0.299	7.40	7.60	
	1				
е	0.040	0.060	1.02	1.52	
Н	0.394	0.419	10.00	10.65	
L	0.016	0.050	0.40	1.27	
∞	0°	8°	0°	8°	

JEDEC #: MS-013