SCAS037A - JULY 1987 - REVISED APRIL 1993

- Eight D-Type Flip-Flops in a Single Package
- 3-State Bus Driving Inverting Outputs
- Full Parallel Access for Loading
- Inputs Are TTL-Voltage Compatible
- Flow-Through Architecture to Optimize PCB Layout
- Center-Pin V_{CC} and GND Configurations to Minimize High-Speed Switching Noise
- EPIC™ (Enhanced-Performance Implanted CMOS) 1-μm Process
- 500-mA Typical Latch-Up Immunity at 125°C
- Package Options Include Plastic Small-Outline Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs

description


These eight flip-flops feature 3-state outputs designed for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The eight flip-flops of the 'AC11534 are edgetriggered, D-type flip-flops. On the positive transition of the clock, the \overline{Q} outputs are set to the complement of the logic levels at the D inputs. The 'AC11534 is functionally equivalent to the 'AC11374 except for having inverted outputs.


An output-control input (\overline{OC}) is used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance third state and increased drive provide the capability to drive the bus lines in a bus-organized system without need for interface or pull-up components. The output control (\overline{OC}) does not affect the internal operation of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The 54AC11534 is characterized for operation over the full military temperature range of -55° C to 125°C. The 74AC11534 is characterized for operation from -40° C to 85°C.

54AC11534 . . . JT PACKAGE 74AC11534 . . . DW OR NT PACKAGE (TOP VIEW)



54AC11534 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection


FUNCTION TABLE (each filp-flop)

	INPUTS		OUTPUT
OC	CLK	D	Q
L	1	Н	L
L	↑	L	Н
L	L	X	\overline{Q}_0
Н	Χ	Χ	Z

EPIC is a trademark of Texas Instruments Incorporated.


SCAS037A - JULY 1987 - REVISED APRIL 1993

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



Pin numbers shown are for the DW, JT, and NT packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V _{CC}	0.5 V to 7 V
Input voltage range, V _I (see Note 1)	$-0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Output voltage range, V _O (see Note 1)	$-0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$)	± 20 mA
Output clamp current, I _{OK} (V _O < 0 or V _O > V _{CC})	$\dots \dots \pm 50 \text{ mA}$
Continuous output current, $I_O(V_O = 0 \text{ to } V_{CC})$	± 50 mA
Continuous current through V _{CC} or GND	± 200 mA
Storage temperature range	

[‡] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded if the input and output current ratings are observed.



recommended operating conditions

			54	1AC1153	4	74	AC1153	4	UNIT
			MIN					MAX	UNII
Vcc	Supply voltage		3	5	5.5	3	5	5.5	V
		VCC = 3 V	2.1			2.1			
ViH	High-level input voltage	V _{CC} = 4.5 V	3.15			3.15			V
		V _{CC} = 5.5 V	3.85			3.85			
		VCC = 3 V			0.9			0.9	
V_{IL}	Low-level input voltage	$V_{CC} = 4.5 \text{ V}$			1.35			1.35	V
		V _{CC} = 5.5 V			1.65			1.65	
٧ _I	Input voltage		0		Vсс	0		VCC	V
٧o	Output voltage		0		Vcc	0		VCC	V
		V _{CC} = 3 V			- 4			- 4	
IOH	High-level output current	$V_{CC} = 4.5 \text{ V}$			- 24			- 24	mA
		$V_{CC} = 5.5 \text{ V}$			-24			-24	
		VCC = 3 V			12			12	
lOL	Low-level output current	$V_{CC} = 4.5 \text{ V}$			24			24	mA
		$V_{CC} = 5.5 \text{ V}$			24			24	
Δt/Δν	Input transition rise or fall rate	OC	0		5	0		5	ns/V
Δι/Δν	input transition rise of fall rate	D	0		10	0		10	110/ V
TA	Operating free-air temperature		-55		125	- 40		85	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		T,	Δ = 25°C		54AC	11534	74AC1	UNIT	
PARAMETER	TEST CONDITIONS	VCC	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNII
		3 V	2.9			2.9		2.9		
	I _{OH} = - 50 μA	4.5 V	4.4			4.4		4.4		
		5.5 V	5.4			5.4		5.4		
Vari	$I_{OH} = -4 \text{ mA}$	3 V	2.58			2.4		2.48		V
VOH	I _{OH} = – 24 mA	4.5 V	3.94			3.7		3.8		V
	10H = -24 IIIA	5.5 V	4.94			4.7		4.8		
	$I_{OH} = -50 \text{ mA}^{\dagger}$	5.5 V				3.85				
	I _{OH} = - 75 mA [†]	5.5 V						3.85		
		3 V			0.1		0.1		0.1	
	I _{OL} = 50 μA	4.5 V			0.1		0.1		0.1	
		5.5 V			0.1		0.1		0.1	
V	I _{OL} = 12 mA	3 V			0.36		0.5		0.44	V
VOL		4.5 V			0.36		0.5		0.44	V
	I _{OL} = 24 mA	5.5 V			0.36		0.5		0.44	
	$I_{OL} = 50 \text{ mA}^{\dagger}$	5.5 V					1.65			
VOH VOL IOZ II ICC Ci Co	$I_{OL} = 75 \text{ mA}^{\dagger}$	5.5 V							1.65	
loz	$V_O = V_{CC}$ or GND	5.5 V			± 0.5		± 10		± 5	μΑ
ΙΙ	V _I = V _{CC} or GND	5.5 V			± 0.1		± 1		± 1	μΑ
ICC	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			8		160		80	μΑ
Ci	V _I = V _{CC} or GND	5 V		4						рF
Co	$V_O = V_{CC}$ or GND	5 V		10						pF

[†] Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.



54AC11534, 74AC11534 OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS

SCAS037A - JULY 1987 - REVISED APRIL 1993

timing requirements, V_{CC} = 3.3 V \pm 0.3 V (see Figure 1)

		T _A = 2	T _A = 25°C		T _A = 25°C 54		54AC11534		1534	UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	UNIT		
f _{clock}	Clock frequency	0	50	0	50	0	50	MHz		
t _W	Pulse duration, CLK low or CLK high	10		10		10		ns		
t _{su}	Setup time, data before CLK ↑	3.5		3.5		3.5		ns		
th	Hold time, data after CLK ↑	5.5	·	5.5	·	5.5	·	ns		

timing requirements, V_{CC} = 5 V \pm 0.5 V (see Figure 1)

		T _A = 2	T _A = 25°C		T _A = 25°C		1534	74AC1	1534	UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	UNIT		
f _{clock}	Clock frequency	0	75	0	75	0	75	MHz		
t _W	Pulse duration, CLK low or CLK high	6.5		6.5		6.5		ns		
t _{su}	Setup time, data before CLK ↑	3.5		3.5		3.5		ns		
th	Hold time, data after CLK ↑	4.5		4.5		4.5		ns		

switching characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

DADAMETED	FROM	то	T,	λ = 25°C	;	54AC1	11534	74AC1	1534	LINUT
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
f _{max}			50	75		50		50		MHz
^t PLH	CLK	Ια	1.5	11	15.3	1.5	19.1	1.5	17.6	
^t PHL		·	1.5	11	15.7	1.5	19	1.5	17.7	ns
^t PZH	oc	_	1.5	9	12.8	1.5	15.8	1.5	14.6	ns
t _{PZL}	OC	ā	1.5	9	12.6	1.5	15.6	1.5	14.3	115
^t PHZ	OC	<u>oc</u> <u>a</u>	1.5	10	12.6	1.5	13.8	1.5	13.3	20
^t PLZ		Q	1.5	8	13	1.5	14.2	1.5	13.8	ns

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)


PARAMETER	FROM	то	T,	ղ = 25°C	;	54AC	11534	74AC1	1534	UNIT	
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNII	
fmax			75	100		75		75		MHz	
t _{PLH}	CLK	Ια	1.5	7	10.3	1.5	12.7	1.5	11.7	ns	
t _{PHL}		Q	1.5	7	10.7	1.5	13.2	1.5	12.1	115	
^t PZH		=	1.5	6	9.2	1.5	11.2	1.5	10.4	20	
t _{PZL}	<u>oc</u>	ā	1.5	6	9.2	1.5	11.3	1.5	10.4	ns	
t _{PHZ}	OC		ĪQ	1.5	9	11.1	1.5	11.9	1.5	11.6	20
t _{PLZ}		y	1.5	6	8.8	1.5	9.6	1.5	9.2	ns	

operating characteristics, V_{CC} = 5 V, T_A = 25°C

PARAMETER			TEST CON	TYP	UNIT	
	Outputs enabled	C: 50 pF	f 4 MH-	75	~F	
Cpd	C _{pd} Power dissipation capacitance per flip-flop	Outputs disabled	C _L = 50 pF,	f = 1 MHz	65	pΕ





PARAMETER MEASUREMENT INFORMATION




50%


0 V







VOLTAGE WAVEFORMS



VOLTAGE WAVEFORMS

NOTES: A. C_I includes probe and jig capacitance.

Input

50%

- B. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_{O} = 50 \Omega$, $t_{f} = 3 \text{ ns}$, $t_{f} = 3 \text{ ns}$.
- C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated