


## Features

- **Powerful Harvard Architecture Processor**
  - M8C Processor Speeds to 24 MHz
  - 8x8 Multiply, 32-Bit Accumulate
  - Low Power at High Speed
  - 2.4 to 5.25V Operating Voltage
  - Operating Voltages Down to 1.0V Using On-Chip Switch Mode Pump (SMP)
  - Industrial Temperature Range: -40°C to +85°C
- **Advanced Peripherals (PSoC<sup>®</sup> Blocks)**
  - Six Rail-to-Rail Analog PSoC Blocks Provide:
    - Up to 14-Bit ADCs
    - Up to 9-Bit DACs
    - Programmable Gain Amplifiers
    - Programmable Filters and Comparators
  - Four Digital PSoC Blocks Provide:
    - 8 to 32-Bit Timers, Counters, and PWMs
    - CRC and PRS Modules
    - Full-Duplex UART
    - Multiple SPI Masters or Slaves
    - Connectable to All GPIO Pins
  - Complex Peripherals by Combining Blocks
- **Precision, Programmable Clocking**
  - Internal  $\pm 2.5\%$  24/48 MHz Oscillator
  - High accuracy 24 MHz with optional 32 kHz Crystal and PLL
  - Optional External Oscillator, up to 24 MHz
  - Internal Oscillator for Watchdog and Sleep
- **Flexible On-Chip Memory**
  - 4K Flash Program Storage 50,000 Erase/Write Cycles
  - 256 Bytes SRAM Data Storage
  - In-System Serial Programming (ISSP)
  - Partial Flash Updates
  - Flexible Protection Modes
  - EEPROM Emulation in Flash
- **Programmable Pin Configurations**
  - 25 mA Sink on all GPIO
  - Pull Up, Pull Down, High Z, Strong, or Open Drain Drive Modes on All GPIO
  - Up to Ten Analog Inputs on GPIO
  - Two 30 mA Analog Outputs on GPIO
  - Configurable Interrupt on All GPIO
- **New CY8C24x23A PSoC Device**
  - Derived From the CY8C24x23 Device
  - Low Power and Low Voltage (2.4V)
- **Additional System Resources**
  - I<sup>2</sup>C™ Slave, Master, and MultiMaster to 400 kHz
  - Watchdog and Sleep Timers
  - User-Configurable Low Voltage Detection
  - Integrated Supervisory Circuit
  - On-Chip Precision Voltage Reference
- **Complete Development Tools**
  - Free Development Software (PSoC Designer™)
  - Full-Featured, In-Circuit Emulator, and Programmer
  - Full Speed Emulation
  - Complex Breakpoint Structure
  - 128K Trace Memory

## Logic Block Diagram



## PSoC Functional Overview

The PSoC family consists of many Mixed-Signal Array with On-Chip Controller devices. These devices are designed to replace multiple traditional MCU-based system components with a low cost single-chip programmable device. PSoC devices include configurable blocks of analog and digital logic, and programmable interconnects. This architecture enables the user to create customized peripheral configurations that match the requirements of each individual application. Additionally, a fast CPU, Flash program memory, SRAM data memory, and configurable IO are included in a range of convenient pinouts and packages.

The PSoC architecture, shown in [Figure 1](#), consists of four main areas: PSoC Core, Digital System, Analog System, and System Resources. Configurable global busing allows combining all the device resources into a complete custom system. The PSoC CY8C24x23A family can have up to three IO ports that connect to the global digital and analog interconnects, providing access to 4 digital blocks and 6 analog blocks.

### PSoC Core

The PSoC Core is a powerful engine that supports a rich feature set. The core includes a CPU, memory, clocks, and configurable GPIO (General Purpose IO).

The M8C CPU core is a powerful processor with speeds up to 24 MHz, providing a four MIPS 8-bit Harvard architecture microprocessor. The CPU uses an interrupt controller with 11 vectors, to simplify programming of real time embedded events. Program execution is timed and protected using the included Sleep and Watchdog Timers (WDT).

Memory encompasses 4 KB of Flash for program storage, 256 bytes of SRAM for data storage, and up to 2 KB of EEPROM emulated using the Flash. Program Flash uses four protection levels on blocks of 64 bytes, allowing customized software IP protection.


The PSoC device incorporates flexible internal clock generators, including a 24 MHz IMO (internal main oscillator) accurate to 2.5% over temperature and voltage. The 24 MHz IMO can also be doubled to 48 MHz for use by the digital system. A low power 32 kHz ILO (internal low speed oscillator) is provided for the Sleep timer and WDT. If crystal accuracy is required, the ECO (32.768 kHz external crystal oscillator) is available for use as a Real Time Clock (RTC) and can optionally generate a crystal-accurate 24 MHz system clock using a PLL. The clocks, together with programmable clock dividers (as a System Resource), provide the flexibility to integrate almost any timing requirement into the PSoC device.

PSoC GPIOs provide connection to the CPU, digital, and analog resources of the device. Each pin's drive mode may be selected from eight options, allowing great flexibility in external interfacing. Every pin can generate a system interrupt on high level, low level, and change from last read.

## Digital System

The Digital System consists of 4 digital PSoC blocks. Each block is an 8-bit resource that may be used alone or combined with other blocks to form 8, 16, 24, and 32-bit peripherals, which are called user module references.

**Figure 1. Digital System Block Diagram**



Digital peripheral configurations are:

- PWMs (8 to 32 bit)
- PWMs with Dead band (8 to 24 bit)
- Counters (8 to 32 bit)
- Timers (8 to 32 bit)
- UART 8 bit with selectable parity
- SPI master and slave
- I2C slave and multi-master (one is available as a System Resource)
- Cyclical Redundancy Checker/Generator (8 to 32 bit)
- IrDA
- Pseudo Random Sequence Generators (8 to 32 bit)

The digital blocks may be connected to any GPIO through a series of global buses that can route any signal to any pin. The buses also allow for signal multiplexing and performing logic operations. This configurability frees your designs from the constraints of a fixed peripheral controller.

Digital blocks are provided in rows of four, where the number of blocks varies by PSoC device family. This gives a choice of system resources for your application. Family resources are shown in [Table 1](#) on page 4.


## Analog System

The Analog System consists of six configurable blocks, each consisting of an opamp circuit that allows the creation of complex analog signal flows. Analog peripherals are very flexible and can be customized to support specific application requirements. Some of the more common PSoC analog functions (most available as user modules) are:

- Analog-to-digital converters (up to two, with 6 to 14-bit resolution, selectable as Incremental, Delta Sigma, and SAR)
- Filters (two and four pole band-pass, low-pass, and notch)
- Amplifiers (up to two, with selectable gain to 48x)
- Instrumentation amplifiers (one with selectable gain to 93x)
- Comparators (up to two, with 16 selectable thresholds)
- DACs (up to two, with 6 to 9-bit resolution)
- Multiplying DACs (up to two, with 6 to 9-bit resolution)
- High current output drivers (two with 30 mA drive as a PSoC Core resource)
- 1.3V reference (as a System Resource)
- DTMF Dialer
- Modulators
- Correlators
- Peak Detectors
- Many other topologies possible

Analog blocks are arranged in a column of three, which includes one CT (Continuous Time) and two SC (Switched Capacitor) blocks, as shown in Figure 2.

**Figure 2. Analog System Block Diagram**



## Additional System Resources

System Resources, some of which are listed in the previous sections, provide additional capability useful to complete systems. Additional resources include a multiplier, decimator, switch mode pump, low voltage detection, and power on reset. Statements describing the merits of each system resource follow:

- Digital clock dividers provide three customizable clock frequencies for use in applications. The clocks can be routed to both the digital and analog systems. Additional clocks may be generated using digital PSoC blocks as clock dividers.
- A multiply accumulate (MAC) provides a fast 8-bit multiplier with 32-bit accumulate, to assist in both general math and digital filters.
- The decimator provides a custom hardware filter for digital signal processing applications including the creation of Delta Sigma ADCs.
- The I2C module provides 100 and 400 kHz communication over two wires. Slave, master, and multi-master are supported.

- Low Voltage Detection (LVD) interrupts can signal the application of falling voltage levels, while the advanced POR (Power On Reset) circuit eliminates the need for a system supervisor.
- An internal 1.3V reference provides an absolute reference for the analog system, including ADCs and DACs.
- An integrated switch mode pump (SMP) generates normal operating voltages from a single 1.2V battery cell, providing a low cost boost converter.

## PSoC Device Characteristics

Depending on your PSoC device characteristics, the digital and analog systems can have 16, 8, or 4 digital blocks, and 12, 6, or 4 analog blocks. Table 1 lists the resources available for specific PSoC device groups. The PSoC device covered by this data sheet is highlighted in this table.

**Table 1. PSoC Device Characteristics**

| PSoC Part Number  | Digital IO      | Digital Rows | Digital Blocks | Analog Inputs | Analog Outputs | Analog Columns | Analog Blocks    | SRAM Size        | Flash Size |
|-------------------|-----------------|--------------|----------------|---------------|----------------|----------------|------------------|------------------|------------|
| CY8C29x66         | up to 64        | 4            | 16             | 12            | 4              | 4              | 12               | 2K               | 32K        |
| CY8C27x43         | up to 44        | 2            | 8              | 12            | 4              | 4              | 12               | 256 Bytes        | 16K        |
| CY8C24x94         | 49              | 1            | 4              | 48            | 2              | 2              | 6                | 1K               | 16K        |
| CY8C24x23         | up to 24        | 1            | 4              | 12            | 2              | 2              | 6                | 256 Bytes        | 4K         |
| <b>CY8C24x23A</b> | <b>up to 24</b> | <b>1</b>     | <b>4</b>       | <b>12</b>     | <b>2</b>       | <b>2</b>       | <b>6</b>         | <b>256 Bytes</b> | <b>4K</b>  |
| CY8C21x34         | up to 28        | 1            | 4              | 28            | 0              | 2              | 4 <sup>[1]</sup> | 512 Bytes        | 8K         |
| CY8C21x23         | 16              | 1            | 4              | 8             | 0              | 2              | 4 <sup>[1]</sup> | 256 Bytes        | 4K         |
| CY8C20x34         | up to 28        | 0            | 0              | 28            | 0              | 0              | 3 <sup>[2]</sup> | 512 Bytes        | 8K         |

## Getting Started

The quickest way to understand PSoC silicon is to read this data sheet and then use the PSoC Designer Integrated Development Environment (IDE). This data sheet is an overview of the PSoC integrated circuit and presents specific pin, register, and electrical specifications.

For in depth information, along with detailed programming information, see the PSoC® Programmable System-on-Chip Technical Reference Manual for CY8C28xxx PSoC devices.

For up-to-date ordering, packaging, and electrical specification information, see the latest PSoC device data sheets on the web at [www.cypress.com/psoc](http://www.cypress.com/psoc).

## Application Notes

Application notes are an excellent introduction to the wide variety of possible PSoC designs. They are located here: [www.cypress.com/psoc](http://www.cypress.com/psoc). Select Application Notes under the Documentation tab.

## Development Kits

PSoC Development Kits are available online from Cypress at [www.cypress.com/shop](http://www.cypress.com/shop) and through a growing number of regional and global distributors, which include Arrow, Avnet, Digi-Key, Farnell, Future Electronics, and Newark.

## Training

Free PSoC technical training (on demand, webinars, and workshops) is available online at [www.cypress.com/training](http://www.cypress.com/training). The training covers a wide variety of topics and skill levels to assist you in your designs.

## Cypros Consultants

Certified PSoC Consultants offer everything from technical assistance to completed PSoC designs. To contact or become a PSoC Consultant go to [www.cypress.com/cypros](http://www.cypress.com/cypros).

## Solutions Library

Visit our growing library of solution focused designs at [www.cypress.com/solutions](http://www.cypress.com/solutions). Here you can find various application designs that include firmware and hardware design files that enable you to complete your designs quickly.

## Technical Support

For assistance with technical issues, search KnowledgeBase articles and forums at [www.cypress.com/support](http://www.cypress.com/support). If you cannot find an answer to your question, call technical support at 1-800-541-4736.

### Notes

1. Limited analog functionality.
2. Two analog blocks and one CapSense.

## Development Tools

PSoC Designer is a Microsoft® Windows-based, integrated development environment for the Programmable System-on-Chip (PSoC) devices. The PSoC Designer IDE runs on Windows XP or Windows Vista.

This system provides design database management by project, an integrated debugger with In-Circuit Emulator, in-system programming support, and built-in support for third-party assemblers and C compilers.

PSoC Designer also supports C language compilers developed specifically for the devices in the PSoC family.

### PSoC Designer Software Subsystems

#### *System-Level View*

A drag-and-drop visual embedded system design environment based on PSoC Express. In the system level view you create a model of your system inputs, outputs, and communication interfaces. You define when and how an output device changes state based upon any or all other system devices. Based upon the design, PSoC Designer automatically selects one or more PSoC Mixed-Signal Controllers that match your system requirements.

PSoC Designer generates all embedded code, then compiles and links it into a programming file for a specific PSoC device.

#### *Chip-Level View*

The chip-level view is a more traditional Integrated Development Environment (IDE) based on PSoC Designer 4.4. Choose a base device to work with and then select different onboard analog and digital components called user modules that use the PSoC blocks. Examples of user modules are ADCs, DACs, Amplifiers, and Filters. Configure the user modules for your chosen application and connect them to each other and to the proper pins. Then generate your project. This prepopulates your project with APIs and libraries that you can use to program your application.

The device editor also supports easy development of multiple configurations and dynamic reconfiguration. Dynamic configuration allows for changing configurations at run time.

#### *Hybrid Designs*

You can begin in the system-level view, allow it to choose and configure your user modules, routing, and generate code, then switch to the chip-level view to gain complete control over on-chip resources. All views of the project share a common code editor, builder, and common debug, emulation, and programming tools.

#### *Code Generation Tools*

PSoC Designer supports multiple third party C compilers and assemblers. The code generation tools work seamlessly within the PSoC Designer interface and have been tested with a full range of debugging tools. The choice is yours.

**Assemblers.** The assemblers allow assembly code to merge seamlessly with C code. Link libraries automatically use absolute addressing or are compiled in relative mode, and linked with other software modules to get absolute addressing.

**C Language Compilers.** C language compilers are available that support the PSoC family of devices. The products allow you to create complete C programs for the PSoC family devices.

The optimizing C compilers provide all the features of C tailored to the PSoC architecture. They come complete with embedded libraries providing port and bus operations, standard keypad and display support, and extended math functionality.

#### *Debugger*

The PSoC Designer Debugger subsystem provides hardware in-circuit emulation, allowing you to test the program in a physical system while providing an internal view of the PSoC device. Debugger commands allow the designer to read and program and read and write data memory, read and write IO registers, read and write CPU registers, set and clear breakpoints, and provide program run, halt, and step control. The debugger also allows the designer to create a trace buffer of registers and memory locations of interest.

#### *Online Help System*

The online help system displays online, context-sensitive help for the user. Designed for procedural and quick reference, each functional subsystem has its own context-sensitive help. This system also provides tutorials and links to FAQs and an Online Support Forum to aid the designer in getting started.

### In-Circuit Emulator

A low cost, high functionality In-Circuit Emulator (ICE) is available for development support. This hardware has the capability to program single devices.

The emulator consists of a base unit that connects to the PC by way of a USB port. The base unit is universal and operates with all PSoC devices. Emulation pods for each device family are available separately. The emulation pod takes the place of the PSoC device in the target board and performs full speed (24 MHz) operation.

## Designing with PSoC Designer

The development process for the PSoC device differs from that of a traditional fixed function microprocessor. The configurable analog and digital hardware blocks give the PSoC architecture a unique flexibility that pays dividends in managing specification change during development and by lowering inventory costs. These configurable resources, called PSoC Blocks, have the ability to implement a wide variety of user-selectable functions.

The PSoC development process can be summarized in the following four steps:

1. Select components
2. Configure components
3. Organize and Connect
4. Generate, Verify, and Debug

### Select Components

Both the system-level and chip-level views provide a library of prebuilt, pretested hardware peripheral components. In the system-level view, these components are called “drivers” and correspond to inputs (a thermistor, for example), outputs (a brushless DC fan, for example), communication interfaces (I<sup>2</sup>C-bus, for example), and the logic to control how they interact with one another (called valuator).

In the chip-level view, the components are called “user modules”. User modules make selecting and implementing peripheral devices simple, and come in analog, digital, and mixed signal varieties.

### Configure Components

Each of the components you select establishes the basic register settings that implement the selected function. They also provide parameters and properties that allow you to tailor their precise configuration to your particular application. For example, a Pulse Width Modulator (PWM) User Module configures one or more digital PSoC blocks, one for each 8 bits of resolution. The user module parameters permit you to establish the pulse width and duty cycle. Configure the parameters and properties to correspond to your chosen application. Enter values directly or by selecting values from drop-down menus.

Both the system-level drivers and chip-level user modules are documented in data sheets that are viewed directly in PSoC Designer. These data sheets explain the internal operation of the component and provide performance specifications. Each data sheet describes the use of each user module parameter or driver

property, and other information you may need to successfully implement your design.

### Organize and Connect

You can build signal chains at the chip level by interconnecting user modules to each other and the IO pins, or connect system level inputs, outputs, and communication interfaces to each other with valuator functions.

In the system-level view, selecting a potentiometer driver to control a variable speed fan driver and setting up the valuator to control the fan speed based on input from the pot selects, places, routes, and configures a programmable gain amplifier (PGA) to buffer the input from the potentiometer, an analog to digital converter (ADC) to convert the potentiometer's output to a digital signal, and a PWM to control the fan.

In the chip-level view, perform the selection, configuration, and routing so that you have complete control over the use of all on-chip resources.

### Generate, Verify, and Debug

When you are ready to test the hardware configuration or move on to developing code for the project, perform the “Generate Application” step. This causes PSoC Designer to generate source code that automatically configures the device to your specification and provides the software for the system.

Both system-level and chip-level designs generate software based on your design. The chip-level design provides application programming interfaces (APIs) with high level functions to control and respond to hardware events at run-time and interrupt service routines that you can adapt as needed. The system-level design also generates a C main() program that completely controls the chosen application and contains placeholders for custom code at strategic positions allowing you to further refine the software without disrupting the generated code.

A complete code development environment allows you to develop and customize your applications in C, assembly language, or both.

The last step in the development process takes place inside PSoC Designer's Debugger subsystem. The Debugger downloads the HEX image to the ICE where it runs at full speed. Debugger capabilities rival those of systems costing many times more. In addition to traditional single-step, run-to-breakpoint and watch-variable features, the Debugger provides a large trace buffer and allows you define complex breakpoint events that include monitoring address and data bus values, memory locations and external signals.

## Document Conventions

### Acronyms Used

The following table lists the acronyms that are used in this document.

**Table 2. Acronyms Used**

| Acronym | Description                                         |
|---------|-----------------------------------------------------|
| AC      | alternating current                                 |
| ADC     | analog-to-digital converter                         |
| API     | application programming interface                   |
| CPU     | central processing unit                             |
| CT      | continuous time                                     |
| DAC     | digital-to-analog converter                         |
| DC      | direct current                                      |
| ECO     | external crystal oscillator                         |
| EEPROM  | electrically erasable programmable read-only memory |
| FSR     | full scale range                                    |
| GPIO    | general purpose IO                                  |
| GUI     | graphical user interface                            |
| HBM     | human body model                                    |
| ICE     | in-circuit emulator                                 |
| ILO     | internal low speed oscillator                       |
| IMO     | internal main oscillator                            |
| IO      | input/output                                        |
| IPOR    | imprecise power on reset                            |
| LSb     | least-significant bit                               |
| LVD     | low voltage detect                                  |
| MSb     | most-significant bit                                |
| PC      | program counter                                     |
| PLL     | phase-locked loop                                   |
| POR     | power on reset                                      |
| PPOR    | precision power on reset                            |
| PSoC®   | Programmable System-on-Chip™                        |
| PWM     | pulse width modulator                               |
| SC      | switched capacitor                                  |
| SLIMO   | slow IMO                                            |
| SMP     | switch mode pump                                    |
| SRAM    | static random access memory                         |

### Units of Measure

A unit of measure table is located in the section [Electrical Specifications](#) on page 17. [Table 8](#) on page 14 lists all the abbreviations used to measure the PSoC devices.

### Numeric Naming

Hexadecimal numbers are represented with all letters in uppercase with an appended lowercase 'h' (for example, '14h' or '3Ah'). Hexadecimal numbers may also be represented by a '0x' prefix, the C coding convention. Binary numbers have an appended lowercase 'b' (for example, '01010100b' or '01000011b'). Numbers not indicated by an 'h' or 'b' are decimal.

## Pinouts


This section describes, lists, and illustrates the CY8C24x23A PSoC device pins and pinout configurations. Every port pin (labeled with a “P”) is capable of Digital IO. However, Vss, Vdd, SMP, and XRES are not capable of Digital IO.

### 8-Pin Part Pinout

**Table 3. Pin Definitions - 8-Pin PDIP and SOIC**

| Pin No. | Type    |        | Pin Name | Description                                                  |
|---------|---------|--------|----------|--------------------------------------------------------------|
|         | Digital | Analog |          |                                                              |
| 1       | I/O     | I/O    | P0[5]    | Analog Column Mux Input and Column Output                    |
| 2       | I/O     | I/O    | P0[3]    | Analog Column Mux Input and Column Output                    |
| 3       | I/O     |        | P1[1]    | Crystal Input (XTALin), I2C Serial Clock (SCL), ISSP-SCLK*   |
| 4       | Power   |        | Vss      | Ground Connection                                            |
| 5       | I/O     |        | P1[0]    | Crystal Output (XTALout), I2C Serial Data (SDA), ISSP-SDATA* |
| 6       | I/O     | I      | P0[2]    | Analog Column Mux Input                                      |
| 7       | I/O     | I      | P0[4]    | Analog Column Mux Input                                      |
| 8       | Power   |        | Vdd      | Supply Voltage                                               |

**Figure 3. CY8C24123A 8-Pin PSoC Device**



**LEGEND:** A = Analog, I = Input, and O = Output.


\* These are the ISSP pins, which are not High Z at POR (Power On Reset). See the *PSoC Programmable System-on-Chip Technical Reference Manual* for details.

## 20-Pin Part Pinout

**Table 4. Pin Definitions - 20-Pin PDIP, SSOP, and SOIC**

| Pin No. | Type    |        | Pin Name | Description                                                       |
|---------|---------|--------|----------|-------------------------------------------------------------------|
|         | Digital | Analog |          |                                                                   |
| 1       | I/O     | I      | P0[7]    | Analog Column Mux Input                                           |
| 2       | I/O     | I/O    | P0[5]    | Analog Column Mux Input and Column Output                         |
| 3       | I/O     | I/O    | P0[3]    | Analog Column Mux Input and Column Output                         |
| 4       | I/O     | I      | P0[1]    | Analog Column Mux Input                                           |
| 5       | Power   |        | SMP      | Switch Mode Pump (SMP) Connection to External Components required |
| 6       | I/O     |        | P1[7]    | I2C Serial Clock (SCL)                                            |
| 7       | I/O     |        | P1[5]    | I2C Serial Data (SDA)                                             |
| 8       | I/O     |        | P1[3]    |                                                                   |
| 9       | I/O     |        | P1[1]    | Crystal Input (XTALin), I2C Serial Clock (SCL), ISSP-SCLK*        |
| 10      | Power   |        | Vss      | Ground Connection.                                                |
| 11      | I/O     |        | P1[0]    | Crystal Output (XTALout), I2C Serial Data (SDA), ISSP-SDATA*      |
| 12      | I/O     |        | P1[2]    |                                                                   |
| 13      | I/O     |        | P1[4]    | Optional External Clock Input (EXTCLK)                            |
| 14      | I/O     |        | P1[6]    |                                                                   |
| 15      | Input   |        | XRES     | Active High External Reset with Internal Pull Down                |
| 16      | I/O     | I      | P0[0]    | Analog Column Mux Input                                           |
| 17      | I/O     | I      | P0[2]    | Analog Column Mux Input                                           |
| 18      | I/O     | I      | P0[4]    | Analog Column Mux Input                                           |
| 19      | I/O     | I      | P0[6]    | Analog Column Mux Input                                           |
| 20      | Power   |        | Vdd      | Supply Voltage                                                    |

**Figure 4. CY8C24223A 20-Pin PSoC Device**



**LEGEND:** A = Analog, I = Input, and O = Output.

\* These are the ISSP pins, which are not High Z at POR (Power On Reset). See the *PSoC Programmable System-on-Chip Technical Reference Manual* for details.

## 28-Pin Part Pinout


**Table 5. Pin Definitions - 28-Pin PDIP, SSOP, and SOIC**

| Pin No. | Type    |        | Pin Name | Description                                                       |
|---------|---------|--------|----------|-------------------------------------------------------------------|
|         | Digital | Analog |          |                                                                   |
| 1       | I/O     | I      | P0[7]    | Analog Column Mux Input                                           |
| 2       | I/O     | I/O    | P0[5]    | Analog Column Mux Input and column output                         |
| 3       | I/O     | I/O    | P0[3]    | Analog Column Mux Input and Column Output                         |
| 4       | I/O     | I      | P0[1]    | Analog Column Mux Input                                           |
| 5       | I/O     |        | P2[7]    |                                                                   |
| 6       | I/O     |        | P2[5]    |                                                                   |
| 7       | I/O     | I      | P2[3]    | Direct Switched Capacitor Block Input                             |
| 8       | I/O     | I      | P2[1]    | Direct Switched Capacitor Block Input                             |
| 9       | Power   |        | SMP      | Switch Mode Pump (SMP) Connection to External Components required |
| 10      | I/O     |        | P1[7]    | I2C Serial Clock (SCL)                                            |
| 11      | I/O     |        | P1[5]    | I2C Serial Data (SDA)                                             |
| 12      | I/O     |        | P1[3]    |                                                                   |
| 13      | I/O     |        | P1[1]    | Crystal Input (XTALin), I2C Serial Clock (SCL), ISSP-SCLK*        |
| 14      | Power   |        | Vss      | Ground connection.                                                |
| 15      | I/O     |        | P1[0]    | Crystal Output (XTALout), I2C Serial Data (SDA), ISSP-SDATA*      |
| 16      | I/O     |        | P1[2]    |                                                                   |
| 17      | I/O     |        | P1[4]    | Optional External Clock Input (EXTCLK)                            |
| 18      | I/O     |        | P1[6]    |                                                                   |
| 19      | Input   |        | XRES     | Active High External Reset with Internal Pull Down                |
| 20      | I/O     | I      | P2[0]    | Direct Switched Capacitor Block Input                             |
| 21      | I/O     | I      | P2[2]    | Direct Switched Capacitor Block Input                             |
| 22      | I/O     |        | P2[4]    | External Analog Ground (AGND)                                     |
| 23      | I/O     |        | P2[6]    | External Voltage Reference (VRef)                                 |
| 24      | I/O     | I      | P0[0]    | Analog Column Mux Input                                           |
| 25      | I/O     | I      | P0[2]    | Analog Column Mux Input                                           |
| 26      | I/O     | I      | P0[4]    | Analog Column Mux Input                                           |
| 27      | I/O     | I      | P0[6]    | Analog Column Mux Input                                           |
| 28      | Power   |        | Vdd      | Supply Voltage                                                    |

**LEGEND:** A = Analog, I = Input, and O = Output.

\* These are the ISSP pins, which are not High Z at POR (Power On Reset). See the *PSoC Programmable System-on-Chip Technical Reference Manual* for details.

**Figure 5. CY8C24423A 28-Pin PSoC Device**



## 32-Pin Part Pinout

**Table 6. Pin Definitions - 32-Pin QFN\*\***


| Pin No. | Type    |        | Pin Name | Description                                                       |
|---------|---------|--------|----------|-------------------------------------------------------------------|
|         | Digital | Analog |          |                                                                   |
| 1       | I/O     |        | P2[7]    |                                                                   |
| 2       | I/O     |        | P2[5]    |                                                                   |
| 3       | I/O     | I      | P2[3]    | Direct Switched Capacitor Block Input                             |
| 4       | I/O     | I      | P2[1]    | Direct Switched Capacitor Block Input                             |
| 5       | Power   |        | Vss      | Ground Connection                                                 |
| 6       | Power   |        | SMP      | Switch Mode Pump (SMP) Connection to External Components required |
| 7       | I/O     |        | P1[7]    | I2C Serial Clock (SCL).                                           |
| 8       | I/O     |        | P1[5]    | I2C Serial Data (SDA).                                            |
| 9       |         |        | NC       | No Connection                                                     |
| 10      | I/O     |        | P1[3]    |                                                                   |
| 11      | I/O     |        | P1[1]    | Crystal Input (XTALin), I2C Serial Clock (SCL), ISSP-SCLK*        |
| 12      | Power   |        | Vss      | Ground Connection                                                 |
| 13      | I/O     |        | P1[0]    | Crystal Output (XTALout), I2C Serial Data (SDA), ISSP-SDATA*      |
| 14      | I/O     |        | P1[2]    |                                                                   |
| 15      | I/O     |        | P1[4]    | Optional External Clock Input (EXTCLK)                            |
| 16      |         |        | NC       | No Connection                                                     |
| 17      | I/O     |        | P1[6]    |                                                                   |
| 18      | Input   |        | XRES     | Active High External Reset with Internal Pull Down                |
| 19      | I/O     | I      | P2[0]    | Direct Switched Capacitor Block Input                             |
| 20      | I/O     | I      | P2[2]    | Direct Switched Capacitor Block Input                             |
| 21      | I/O     |        | P2[4]    | External Analog Ground (AGND)                                     |
| 22      | I/O     |        | P2[6]    | External Voltage Reference (VRef)                                 |
| 23      | I/O     | I      | P0[0]    | Analog Column Mux Input                                           |
| 24      | I/O     | I      | P0[2]    | Analog Column Mux Input                                           |
| 25      |         |        | NC       | No Connection                                                     |
| 26      | I/O     | I      | P0[4]    | Analog Column Mux Input                                           |
| 27      | I/O     | I      | P0[6]    | Analog Column Mux Input                                           |
| 28      | Power   |        | Vdd      | Supply Voltage                                                    |
| 29      | I/O     | I      | P0[7]    | Analog Column Mux Input                                           |
| 30      | I/O     | IO     | P0[5]    | Analog Column Mux Input and Column Output                         |
| 31      | I/O     | IO     | P0[3]    | Analog Column Mux Input and Column Output                         |
| 32      | I/O     | I      | P0[1]    | Analog Column Mux Input                                           |

**LEGEND:** A = Analog, I = Input, and O = Output.


\* These are the ISSP pins, which are not High Z at POR (Power On Reset). See the *PSoC Programmable System-on-Chip Technical Reference Manual* for details.

\*\* The center pad on the QFN package must be connected to ground (Vss) for best mechanical, thermal, and electrical performance. If not connected to ground, it must be electrically floated and not connected to any other signal.

**Figure 6. CY8C24423A 32-Pin PSoC Device**



**Figure 9. CY8C24423A 32-Pin Sawn PSoC Device**



## 56-Pin Part Pinout


The 56-pin SSOP part is for the CY8C24000A On-Chip Debug (OCD) PSoC device.

**Note** This part is only used for in-circuit debugging. It is NOT available for production.

**Table 7. Pin Definitions - 56-Pin SSOP**

| Pin No. | Type    |        | Pin Name | Description                                                       |
|---------|---------|--------|----------|-------------------------------------------------------------------|
|         | Digital | Analog |          |                                                                   |
| 1       |         |        | NC       | No Connection                                                     |
| 2       | I/O     | I      | P0[7]    | Analog Column Mux Input                                           |
| 3       | I/O     | I      | P0[5]    | Analog Column Mux Input and Column Output                         |
| 4       | I/O     | I      | P0[3]    | Analog Column Mux Input and Column Output                         |
| 5       | I/O     | I      | P0[1]    | Analog Column Mux Input                                           |
| 6       | I/O     |        | P2[7]    |                                                                   |
| 7       | I/O     |        | P2[5]    |                                                                   |
| 8       | I/O     | I      | P2[3]    | Direct Switched Capacitor Block Input                             |
| 9       | I/O     | I      | P2[1]    | Direct sWitched Capacitor Block Input                             |
| 10      | I/O     |        | P4[7]    |                                                                   |
| 11      | I/O     |        | P4[5]    |                                                                   |
| 12      | I/O     | I      | P4[3]    |                                                                   |
| 13      | I/O     | I      | P4[1]    |                                                                   |
| 14      | OCD     |        | OCD E    | OCD Even Data IO.                                                 |
| 15      | OCD     |        | OCD O    | OCD Odd Data Output                                               |
| 16      | Power   |        | SMP      | Switch Mode Pump (SMP) Connection to required External Components |
| 17      | I/O     |        | P3[7]    |                                                                   |
| 18      | I/O     |        | P3[5]    |                                                                   |
| 19      | I/O     |        | P3[3]    |                                                                   |
| 20      | I/O     |        | P3[1]    |                                                                   |
| 21      | I/O     |        | P5[3]    |                                                                   |
| 22      | I/O     |        | P5[1]    |                                                                   |
| 23      | I/O     |        | P1[7]    | I2C Serial Clock (SCL)                                            |
| 24      | I/O     |        | P1[5]    | I2C Serial Data (SDA)                                             |
| 25      |         |        | NC       | No Connection                                                     |
| 26      | I/O     |        | P1[3]    |                                                                   |
| 27      | I/O     |        | P1[1]    | Crystal Input (XTALIn), I2C Serial Clock (SCL), ISSP-SCLK*        |
| 28      | Power   |        | Vdd      | Supply Voltage                                                    |
| 29      |         |        | NC       | No Connection                                                     |
| 30      |         |        | NC       | No Connection                                                     |
| 31      | I/O     |        | P1[0]    | Crystal Output (XTALOut), I2C Serial Data (SDA), ISSP-SDATA*      |
| 32      | I/O     |        | P1[2]    |                                                                   |
| 33      | I/O     |        | P1[4]    | Optional External Clock Input (EXTCLK)                            |

**Figure 10. CY8C24000A 56-Pin PSoC Device**



**Not for Production**

**Table 7. Pin Definitions - 56-Pin SSOP** (continued)

| Pin No. | Type    |        | Pin Name | Description                                         |
|---------|---------|--------|----------|-----------------------------------------------------|
|         | Digital | Analog |          |                                                     |
| 34      | I/O     |        | P1[6]    |                                                     |
| 35      | I/O     |        | P5[0]    |                                                     |
| 36      | I/O     |        | P5[2]    |                                                     |
| 37      | I/O     |        | P3[0]    |                                                     |
| 38      | I/O     |        | P3[2]    |                                                     |
| 39      | I/O     |        | P3[4]    |                                                     |
| 40      | I/O     |        | P3[6]    |                                                     |
| 41      | Input   |        | XRES     | Active high external reset with internal pull down. |
| 42      | OCD     |        | HCLK     | OCD high-speed clock output.                        |
| 43      | OCD     |        | CCLK     | OCD CPU clock output.                               |
| 44      | I/O     |        | P4[0]    |                                                     |
| 45      | I/O     |        | P4[2]    |                                                     |
| 46      | I/O     |        | P4[4]    |                                                     |
| 47      | I/O     |        | P4[6]    |                                                     |
| 48      | I/O     | I      | P2[0]    | Direct switched capacitor block input.              |
| 49      | I/O     | I      | P2[2]    | Direct switched capacitor block input.              |
| 50      | I/O     |        | P2[4]    | External Analog Ground (AGND).                      |
| 51      | I/O     |        | P2[6]    | External Voltage Reference (VRef).                  |
| 52      | I/O     | I      | P0[0]    | Analog column mux input.                            |
| 53      | I/O     | I      | P0[2]    | Analog column mux input and column output.          |
| 54      | I/O     | I      | P0[4]    | Analog column mux input and column output.          |
| 55      | I/O     | I      | P0[6]    | Analog column mux input.                            |
| 56      | Power   |        | Vdd      | Supply voltage.                                     |

**LEGEND:** A = Analog, I = Input, O = Output, and OCD = On-Chip Debug.

\* These are the ISSP pins, which are not High Z at POR (Power On Reset). See the *PSoC Programmable System-on-Chip Technical Reference Manual* for details.

## Register Reference

This section lists the registers of the CY8C24x23A PSoC device. For detailed register information, refer the *PSoC Programmable System-on-Chip Reference Manual*.

### Register Conventions

#### Abbreviations Used

The register conventions specific to this section are listed in the following table.

**Table 8. Abbreviations**

| Convention | Description                  |
|------------|------------------------------|
| R          | Read register or bit(s)      |
| W          | Write register or bit(s)     |
| L          | Logical register or bit(s)   |
| C          | Clearable register or bit(s) |
| #          | Access is bit specific       |

## Register Mapping Tables

The PSoC device has a total register address space of 512 bytes. The register space is referred to as IO space and is divided into two banks. The XOI bit in the Flag register (CPU\_F) determines which bank the user is currently in. When the XOI bit is set the user is in Bank 1.

**Note** In the following register mapping tables, blank fields are reserved and must not be accessed.

**Table 9. Register Map Bank 0 Table: User Space**

| Name     | Addr (0,Hex) | Access | Name     | Addr (0,Hex) | Access | Name     | Addr (0,Hex) | Access | Name     | Addr (0,Hex) | Access |
|----------|--------------|--------|----------|--------------|--------|----------|--------------|--------|----------|--------------|--------|
| PRT0DR   | 00           | RW     |          | 40           |        | ASC10CR0 | 80           | RW     |          | C0           |        |
| PRT0IE   | 01           | RW     |          | 41           |        | ASC10CR1 | 81           | RW     |          | C1           |        |
| PRT0GS   | 02           | RW     |          | 42           |        | ASC10CR2 | 82           | RW     |          | C2           |        |
| PRT0DM2  | 03           | RW     |          | 43           |        | ASC10CR3 | 83           | RW     |          | C3           |        |
| PRT1DR   | 04           | RW     |          | 44           |        | ASD11CR0 | 84           | RW     |          | C4           |        |
| PRT1IE   | 05           | RW     |          | 45           |        | ASD11CR1 | 85           | RW     |          | C5           |        |
| PRT1GS   | 06           | RW     |          | 46           |        | ASD11CR2 | 86           | RW     |          | C6           |        |
| PRT1DM2  | 07           | RW     |          | 47           |        | ASD11CR3 | 87           | RW     |          | C7           |        |
| PRT2DR   | 08           | RW     |          | 48           |        |          | 88           |        |          | C8           |        |
| PRT2IE   | 09           | RW     |          | 49           |        |          | 89           |        |          | C9           |        |
| PRT2GS   | 0A           | RW     |          | 4A           |        |          | 8A           |        |          | CA           |        |
| PRT2DM2  | 0B           | RW     |          | 4B           |        |          | 8B           |        |          | CB           |        |
|          | 0C           |        |          | 4C           |        |          | 8C           |        |          | CC           |        |
|          | 0D           |        |          | 4D           |        |          | 8D           |        |          | CD           |        |
|          | 0E           |        |          | 4E           |        |          | 8E           |        |          | CE           |        |
|          | 0F           |        |          | 4F           |        |          | 8F           |        |          | CF           |        |
|          | 10           |        |          | 50           |        | ASD20CR0 | 90           | RW     |          | D0           |        |
|          | 11           |        |          | 51           |        | ASD20CR1 | 91           | RW     |          | D1           |        |
|          | 12           |        |          | 52           |        | ASD20CR2 | 92           | RW     |          | D2           |        |
|          | 13           |        |          | 53           |        | ASD20CR3 | 93           | RW     |          | D3           |        |
|          | 14           |        |          | 54           |        | ASC21CR0 | 94           | RW     |          | D4           |        |
|          | 15           |        |          | 55           |        | ASC21CR1 | 95           | RW     |          | D5           |        |
|          | 16           |        |          | 56           |        | ASC21CR2 | 96           | RW     | I2C_CFG  | D6           | RW     |
|          | 17           |        |          | 57           |        | ASC21CR3 | 97           | RW     | I2C_SCR  | D7           | #      |
|          | 18           |        |          | 58           |        |          | 98           |        | I2C_DR   | D8           | RW     |
|          | 19           |        |          | 59           |        |          | 99           |        | I2C_MSCR | D9           | #      |
|          | 1A           |        |          | 5A           |        |          | 9A           |        | INT_CLR0 | DA           | RW     |
|          | 1B           |        |          | 5B           |        |          | 9B           |        | INT_CLR1 | DB           | RW     |
|          | 1C           |        |          | 5C           |        |          | 9C           |        |          | DC           |        |
|          | 1D           |        |          | 5D           |        |          | 9D           |        | INT_CLR3 | DD           | RW     |
|          | 1E           |        |          | 5E           |        |          | 9E           |        | INT_MSK3 | DE           | RW     |
|          | 1F           |        |          | 5F           |        |          | 9F           |        |          | DF           |        |
| DBB00DR0 | 20           | #      | AMX_IN   | 60           | RW     |          | A0           |        | INT_MSK0 | E0           | RW     |
| DBB00DR1 | 21           | W      |          | 61           |        |          | A1           |        | INT_MSK1 | E1           | RW     |
| DBB00DR2 | 22           | RW     |          | 62           |        |          | A2           |        | INT_VC   | E2           | RC     |
| DBB00CR0 | 23           | #      | ARF_CR   | 63           | RW     |          | A3           |        | RES_WDT  | E3           | W      |
| DBB01DR0 | 24           | #      | CMP_CR0  | 64           | #      |          | A4           |        | DEC_DH   | E4           | RC     |
| DBB01DR1 | 25           | W      | ASY_CR   | 65           | #      |          | A5           |        | DEC_DL   | E5           | RC     |
| DBB01DR2 | 26           | RW     | CMP_CR1  | 66           | RW     |          | A6           |        | DEC_CR0  | E6           | RW     |
| DBB01CR0 | 27           | #      |          | 67           |        |          | A7           |        | DEC_CR1  | E7           | RW     |
| DCB02DR0 | 28           | #      |          | 68           |        |          | A8           |        | MUL_X    | E8           | W      |
| DCB02DR1 | 29           | W      |          | 69           |        |          | A9           |        | MUL_Y    | E9           | W      |
| DCB02DR2 | 2A           | RW     |          | 6A           |        |          | AA           |        | MUL_DH   | EA           | R      |
| DCB02CR0 | 2B           | #      |          | 6B           |        |          | AB           |        | MUL_DL   | EB           | R      |
| DCB03DR0 | 2C           | #      |          | 6C           |        |          | AC           |        | ACC_DR1  | EC           | RW     |
| DCB03DR1 | 2D           | W      |          | 6D           |        |          | AD           |        | ACC_DR0  | ED           | RW     |
| DCB03DR2 | 2E           | RW     |          | 6E           |        |          | AE           |        | ACC_DR3  | EE           | RW     |
| DCB03CR0 | 2F           | #      |          | 6F           |        |          | AF           |        | ACC_DR2  | EF           | RW     |
|          | 30           |        | ACB00CR3 | 70           | RW     | RDI0RI   | B0           | RW     |          | F0           |        |
|          | 31           |        | ACB00CR0 | 71           | RW     | RDI0SYN  | B1           | RW     |          | F1           |        |
|          | 32           |        | ACB00CR1 | 72           | RW     | RDI0IS   | B2           | RW     |          | F2           |        |
|          | 33           |        | ACB00CR2 | 73           | RW     | RDI0LT0  | B3           | RW     |          | F3           |        |
|          | 34           |        | ACB01CR3 | 74           | RW     | RDI0LT1  | B4           | RW     |          | F4           |        |
|          | 35           |        | ACB01CR0 | 75           | RW     | RDI0RO0  | B5           | RW     |          | F5           |        |
|          | 36           |        | ACB01CR1 | 76           | RW     | RDI0RO1  | B6           | RW     |          | F6           |        |
|          | 37           |        | ACB01CR2 | 77           | RW     |          | B7           |        | CPU_F    | F7           | RL     |
|          | 38           |        |          | 78           |        |          | B8           |        |          | F8           |        |
|          | 39           |        |          | 79           |        |          | B9           |        |          | F9           |        |
|          | 3A           |        |          | 7A           |        |          | BA           |        |          | FA           |        |
|          | 3B           |        |          | 7B           |        |          | BB           |        |          | FB           |        |
|          | 3C           |        |          | 7C           |        |          | BC           |        |          | FC           |        |
|          | 3D           |        |          | 7D           |        |          | BD           |        |          | FD           |        |
|          | 3E           |        |          | 7E           |        |          | BE           |        | CPU_SCR1 | FE           | #      |
|          | 3F           |        |          | 7F           |        |          | BF           |        | CPU_SCR0 | FF           | #      |

Blank fields are Reserved and must not be accessed.

# Access is bit specific.

**Table 10. Register Map Bank 1 Table: Configuration Space**

| Name    | Addr (1,Hex) | Access | Name     | Addr (1,Hex) | Access | Name     | Addr (1,Hex) | Access | Name      | Addr (1,Hex) | Access |
|---------|--------------|--------|----------|--------------|--------|----------|--------------|--------|-----------|--------------|--------|
| PRT0DM0 | 00           | RW     |          | 40           |        | ASC10CR0 | 80           | RW     |           | C0           |        |
| PRT0DM1 | 01           | RW     |          | 41           |        | ASC10CR1 | 81           | RW     |           | C1           |        |
| PRT0IC0 | 02           | RW     |          | 42           |        | ASC10CR2 | 82           | RW     |           | C2           |        |
| PRT0IC1 | 03           | RW     |          | 43           |        | ASC10CR3 | 83           | RW     |           | C3           |        |
| PRT1DM0 | 04           | RW     |          | 44           |        | ASD11CR0 | 84           | RW     |           | C4           |        |
| PRT1DM1 | 05           | RW     |          | 45           |        | ASD11CR1 | 85           | RW     |           | C5           |        |
| PRT1IC0 | 06           | RW     |          | 46           |        | ASD11CR2 | 86           | RW     |           | C6           |        |
| PRT1IC1 | 07           | RW     |          | 47           |        | ASD11CR3 | 87           | RW     |           | C7           |        |
| PRT2DM0 | 08           | RW     |          | 48           |        |          | 88           |        |           | C8           |        |
| PRT2DM1 | 09           | RW     |          | 49           |        |          | 89           |        |           | C9           |        |
| PRT2IC0 | 0A           | RW     |          | 4A           |        |          | 8A           |        |           | CA           |        |
| PRT2IC1 | 0B           | RW     |          | 4B           |        |          | 8B           |        |           | CB           |        |
|         | 0C           |        |          | 4C           |        |          | 8C           |        |           | CC           |        |
|         | 0D           |        |          | 4D           |        |          | 8D           |        |           | CD           |        |
|         | 0E           |        |          | 4E           |        |          | 8E           |        |           | CE           |        |
|         | 0F           |        |          | 4F           |        |          | 8F           |        |           | CF           |        |
|         | 10           |        |          | 50           |        | ASD20CR0 | 90           | RW     | GDI_O_IN  | D0           | RW     |
|         | 11           |        |          | 51           |        | ASD20CR1 | 91           | RW     | GDI_E_IN  | D1           | RW     |
|         | 12           |        |          | 52           |        | ASD20CR2 | 92           | RW     | GDI_O_OU  | D2           | RW     |
|         | 13           |        |          | 53           |        | ASD20CR3 | 93           | RW     | GDI_E_OU  | D3           | RW     |
|         | 14           |        |          | 54           |        | ASC21CR0 | 94           | RW     |           | D4           |        |
|         | 15           |        |          | 55           |        | ASC21CR1 | 95           | RW     |           | D5           |        |
|         | 16           |        |          | 56           |        | ASC21CR2 | 96           | RW     |           | D6           |        |
|         | 17           |        |          | 57           |        | ASC21CR3 | 97           | RW     |           | D7           |        |
|         | 18           |        |          | 58           |        |          | 98           |        |           | D8           |        |
|         | 19           |        |          | 59           |        |          | 99           |        |           | D9           |        |
|         | 1A           |        |          | 5A           |        |          | 9A           |        |           | DA           |        |
|         | 1B           |        |          | 5B           |        |          | 9B           |        |           | DB           |        |
|         | 1C           |        |          | 5C           |        |          | 9C           |        |           | DC           |        |
|         | 1D           |        |          | 5D           |        |          | 9D           |        | OSC_GO_EN | DD           | RW     |
|         | 1E           |        |          | 5E           |        |          | 9E           |        | OSC_CR4   | DE           | RW     |
|         | 1F           |        |          | 5F           |        |          | 9F           |        | OSC_CR3   | DF           | RW     |
| DBB00FN | 20           | RW     | CLK_CR0  | 60           | RW     |          | A0           |        | OSC_CR0   | E0           | RW     |
| DBB00IN | 21           | RW     | CLK_CR1  | 61           | RW     |          | A1           |        | OSC_CR1   | E1           | RW     |
| DBB00OU | 22           | RW     | ABF_CR0  | 62           | RW     |          | A2           |        | OSC_CR2   | E2           | RW     |
|         | 23           |        | AMD_CR0  | 63           | RW     |          | A3           |        | VLT_CR    | E3           | RW     |
| DBB01FN | 24           | RW     |          | 64           |        |          | A4           |        | VLT_CMP   | E4           | R      |
| DBB01IN | 25           | RW     |          | 65           |        |          | A5           |        |           | E5           |        |
| DBB01OU | 26           | RW     | AMD_CR1  | 66           | RW     |          | A6           |        |           | E6           |        |
|         | 27           |        | ALT_CR0  | 67           | RW     |          | A7           |        |           | E7           |        |
| DCB02FN | 28           | RW     |          | 68           |        |          | A8           |        | IMO_TR    | E8           | W      |
| DCB02IN | 29           | RW     |          | 69           |        |          | A9           |        | ILO_TR    | E9           | W      |
| DCB02OU | 2A           | RW     |          | 6A           |        |          | AA           |        | BDG_TR    | EA           | RW     |
|         | 2B           |        |          | 6B           |        |          | AB           |        | ECO_TR    | EB           | W      |
| DCB03FN | 2C           | RW     |          | 6C           |        |          | AC           |        |           | EC           |        |
| DCB03IN | 2D           | RW     |          | 6D           |        |          | AD           |        |           | ED           |        |
| DCB03OU | 2E           | RW     |          | 6E           |        |          | AE           |        |           | EE           |        |
|         | 2F           |        |          | 6F           |        |          | AF           |        |           | EF           |        |
|         | 30           |        | ACB00CR3 | 70           | RW     | RDIOI    | B0           | RW     |           | F0           |        |
|         | 31           |        | ACB00CR0 | 71           | RW     | RDIO SYN | B1           | RW     |           | F1           |        |
|         | 32           |        | ACB00CR1 | 72           | RW     | RDIOIS   | B2           | RW     |           | F2           |        |
|         | 33           |        | ACB00CR2 | 73           | RW     | RDIO LT0 | B3           | RW     |           | F3           |        |
|         | 34           |        | ACB01CR3 | 74           | RW     | RDIO LT1 | B4           | RW     |           | F4           |        |
|         | 35           |        | ACB01CR0 | 75           | RW     | RDIO RO0 | B5           | RW     |           | F5           |        |
|         | 36           |        | ACB01CR1 | 76           | RW     | RDIO RO1 | B6           | RW     |           | F6           |        |
|         | 37           |        | ACB01CR2 | 77           | RW     |          | B7           |        | CPU_F     | F7           | RL     |
|         | 38           |        |          | 78           |        |          | B8           |        |           | F8           |        |
|         | 39           |        |          | 79           |        |          | B9           |        |           | F9           |        |
|         | 3A           |        |          | 7A           |        |          | BA           |        |           | FA           |        |
|         | 3B           |        |          | 7B           |        |          | BB           |        |           | FB           |        |
|         | 3C           |        |          | 7C           |        |          | BC           |        |           | FC           |        |
|         | 3D           |        |          | 7D           |        |          | BD           |        |           | FD           |        |
|         | 3E           |        |          | 7E           |        |          | BE           |        | CPU_SCR1  | FE           | #      |
|         | 3F           |        |          | 7F           |        |          | BF           |        | CPU_SCR0  | FF           | #      |

Blank fields are Reserved and must not be accessed.

# Access is bit specific.


## Electrical Specifications

This section presents the DC and AC electrical specifications of the CY8C24x23A PSoC device. For the latest electrical specifications, check if you have the most recent data sheet by visiting the web at <http://www.cypress.com/psoc>.


Specifications are valid for  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$  and  $T_J \leq 100^{\circ}\text{C}$ , except where noted.

Refer to Table 31 on page 31 for the electrical specifications on the internal main oscillator (IMO) using SLIMO mode.

**Figure 11. Voltage versus CPU Frequency**



**Figure 12. IMO Frequency Trim Options**



The following table lists the units of measure that are used in this section.

**Table 11. Units of Measure**

| Symbol             | Unit of Measure             | Symbol        | Unit of Measure               |
|--------------------|-----------------------------|---------------|-------------------------------|
| $^{\circ}\text{C}$ | degree Celsius              | $\mu\text{W}$ | microwatts                    |
| dB                 | decibels                    | mA            | milli-ampere                  |
| fF                 | femto farad                 | ms            | milli-second                  |
| Hz                 | hertz                       | mV            | milli-volts                   |
| KB                 | 1024 bytes                  | nA            | nanoampere                    |
| Kbit               | 1024 bits                   | ns            | nanosecond                    |
| kHz                | kilohertz                   | nV            | nanovolts                     |
| k $\Omega$         | kilohm                      | W             | ohm                           |
| MHz                | megahertz                   | pA            | picoampere                    |
| M $\Omega$         | megaohm                     | pF            | picofarad                     |
| $\mu\text{A}$      | microampere                 | pp            | peak-to-peak                  |
| $\mu\text{F}$      | microfarad                  | ppm           | parts per million             |
| $\mu\text{H}$      | microhenry                  | ps            | picosecond                    |
| $\mu\text{s}$      | microsecond                 | sps           | samples per second            |
| $\mu\text{V}$      | microvolts                  | s             | sigma: one standard deviation |
| $\mu\text{Vrms}$   | microvolts root-mean-square | V             | volts                         |

## Absolute Maximum Ratings

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested.

**Table 12. Absolute Maximum Ratings**

| Symbol           | Description                            | Min       | Typ | Max       | Units | Notes                                                                                                                                                                            |
|------------------|----------------------------------------|-----------|-----|-----------|-------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| T <sub>STG</sub> | Storage Temperature                    | -55       | 25  | +100      | °C    | Higher storage temperatures reduce data retention time. Recommended storage temperature is +25°C ± 25°C. Extended duration storage temperatures above 65°C degrades reliability. |
| T <sub>A</sub>   | Ambient Temperature with Power Applied | -40       | –   | +85       | °C    |                                                                                                                                                                                  |
| V <sub>DD</sub>  | Supply Voltage on Vdd Relative to Vss  | -0.5      | –   | +6.0      | V     |                                                                                                                                                                                  |
| V <sub>IO</sub>  | DC Input Voltage                       | Vss - 0.5 | –   | Vdd + 0.5 | V     |                                                                                                                                                                                  |
| V <sub>IOZ</sub> | DC Voltage Applied to Tri-state        | Vss - 0.5 | –   | Vdd + 0.5 | V     |                                                                                                                                                                                  |
| I <sub>MIO</sub> | Maximum Current into any Port Pin      | -25       | –   | +50       | mA    |                                                                                                                                                                                  |
| ESD              | Electro Static Discharge Voltage       | 2000      | –   | –         | V     | Human Body Model ESD.                                                                                                                                                            |
| LU               | Latch-up Current                       | –         | –   | 200       | mA    |                                                                                                                                                                                  |

## Operating Temperature

**Table 13. Operating Temperature**

| Symbol         | Description          | Min | Typ | Max  | Units | Notes                                                                                                                                                                                  |
|----------------|----------------------|-----|-----|------|-------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| T <sub>A</sub> | Ambient Temperature  | -40 | –   | +85  | °C    |                                                                                                                                                                                        |
| T <sub>J</sub> | Junction Temperature | -40 | –   | +100 | °C    | The temperature rise from ambient to junction is package specific. See <a href="#">Table 50</a> on page 50. The user must limit the power consumption to comply with this requirement. |

## DC Electrical Characteristics

### DC Chip-Level Specifications

Table 14 lists the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , 3.0V to 3.6V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , or 2.4V to 3.0V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , respectively. Typical parameters apply to 5V, 3.3V, and 2.7V at  $25^{\circ}\text{C}$  and are for design guidance only.

**Table 14. DC Chip-Level Specifications**

| Symbol              | Description                                                                                                    | Min  | Typ  | Max  | Units | Notes                                                                                                                                                                                                                      |
|---------------------|----------------------------------------------------------------------------------------------------------------|------|------|------|-------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| V <sub>DD</sub>     | Supply Voltage                                                                                                 | 2.4  | –    | 5.25 | V     | See DC POR and LVD specifications, Table 29 on page 29.                                                                                                                                                                    |
| I <sub>DD</sub>     | Supply Current                                                                                                 | –    | 5    | 8    | mA    | Conditions are V <sub>DD</sub> = 5.0V, T <sub>A</sub> = $25^{\circ}\text{C}$ , CPU = 3 MHz, SYSCLK doubler disabled, VC1 = 1.5 MHz, VC2 = 93.75 kHz, VC3 = 93.75 kHz, analog power = off. SLIMO mode = 0. IMO = 24 MHz.    |
| I <sub>DD3</sub>    | Supply Current                                                                                                 | –    | 3.3  | 6.0  | mA    | Conditions are V <sub>DD</sub> = 3.3V, T <sub>A</sub> = $25^{\circ}\text{C}$ , CPU = 3 MHz, SYSCLK doubler disabled, VC1 = 1.5 MHz, VC2 = 93.75 kHz, VC3 = 93.75 kHz, analog power = off. SLIMO mode = 0. IMO = 24 MHz.    |
| I <sub>DD27</sub>   | Supply Current                                                                                                 | –    | 2    | 4    | mA    | Conditions are V <sub>DD</sub> = 2.7V, T <sub>A</sub> = $25^{\circ}\text{C}$ , CPU = 0.75 MHz, SYSCLK doubler disabled, VC1 = 0.375 MHz, VC2 = 23.44 kHz, VC3 = 0.09 kHz, analog power = off. SLIMO mode = 1. IMO = 6 MHz. |
| I <sub>SB</sub>     | Sleep (Mode) Current with POR, LVD, Sleep Timer, and WDT. <sup>[3]</sup>                                       | –    | 3    | 6.5  | μA    | Conditions are with internal slow speed oscillator, V <sub>DD</sub> = 3.3V, $-40^{\circ}\text{C} \leq T_A \leq 55^{\circ}\text{C}$ , analog power = off.                                                                   |
| I <sub>SBH</sub>    | Sleep (Mode) Current with POR, LVD, Sleep Timer, and WDT at high temperature. <sup>[3]</sup>                   | –    | 4    | 25   | μA    | Conditions are with internal slow speed oscillator, V <sub>DD</sub> = 3.3V, $55^{\circ}\text{C} < T_A \leq 85^{\circ}\text{C}$ , analog power = off.                                                                       |
| I <sub>SBXTL</sub>  | Sleep (Mode) Current with POR, LVD, Sleep Timer, WDT, and external crystal. <sup>[3]</sup>                     | –    | 4    | 7.5  | μA    | Conditions are with properly loaded, 1 μW max, 32.768 kHz crystal. V <sub>DD</sub> = 3.3V, $-40^{\circ}\text{C} \leq T_A \leq 55^{\circ}\text{C}$ , analog power = off.                                                    |
| I <sub>SBXTLH</sub> | Sleep (Mode) Current with POR, LVD, Sleep Timer, WDT, and external crystal at high temperature. <sup>[3]</sup> | –    | 5    | 26   | μA    | Conditions are with properly loaded, 1 μW max, 32.768 kHz crystal. V <sub>DD</sub> = 3.3V, $55^{\circ}\text{C} < T_A \leq 85^{\circ}\text{C}$ , analog power = off.                                                        |
| V <sub>REF</sub>    | Reference Voltage (Bandgap)                                                                                    | 1.28 | 1.30 | 1.33 | V     | Trimmed for appropriate V <sub>DD</sub> . V <sub>DD</sub> > 3.0V                                                                                                                                                           |
| V <sub>REF27</sub>  | Reference Voltage (Bandgap)                                                                                    | 1.16 | 1.30 | 1.33 | V     | Trimmed for appropriate V <sub>DD</sub> . V <sub>DD</sub> = 2.4V to 3.0V                                                                                                                                                   |

#### Note

3. Standby current includes all functions (POR, LVD, WDT, Sleep Time) needed for reliable system operation. This must be compared with devices that have similar functions enabled.

### DC General Purpose IO Specifications

The following tables list the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , 3.0V to 3.6V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , or 2.4V to 3.0V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , respectively. Typical parameters apply to 5V, 3.3V, and 2.7V at 25°C and are for design guidance only.

**Table 15. 5V and 3.3V DC GPIO Specifications**

| Symbol           | Description                       | Min                   | Typ | Max  | Units | Notes                                                                                                                                                                                                                     |
|------------------|-----------------------------------|-----------------------|-----|------|-------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| R <sub>PU</sub>  | Pull up Resistor                  | 4                     | 5.6 | 8    | kΩ    |                                                                                                                                                                                                                           |
| R <sub>PD</sub>  | Pull down Resistor                | 4                     | 5.6 | 8    | kΩ    |                                                                                                                                                                                                                           |
| V <sub>OH</sub>  | High Output Level                 | V <sub>dd</sub> - 1.0 | –   | –    | V     | I <sub>OH</sub> = 10 mA, V <sub>dd</sub> = 4.75 to 5.25V (maximum 40 mA on even port pins (for example, P0[2], P1[4]), maximum 40 mA on odd port pins (for example, P0[3], P1[5])). 80 mA maximum combined IOH budget.    |
| V <sub>OL</sub>  | Low Output Level                  | –                     | –   | 0.75 | V     | I <sub>OL</sub> = 25 mA, V <sub>dd</sub> = 4.75 to 5.25V (maximum 100 mA on even port pins (for example, P0[2], P1[4]), maximum 100 mA on odd port pins (for example, P0[3], P1[5])). 150 mA maximum combined IOL budget. |
| V <sub>IL</sub>  | Input Low Level                   | –                     | –   | 0.8  | V     | V <sub>dd</sub> = 3.0 to 5.25                                                                                                                                                                                             |
| V <sub>IH</sub>  | Input High Level                  | 2.1                   | –   | –    | V     | V <sub>dd</sub> = 3.0 to 5.25                                                                                                                                                                                             |
| V <sub>H</sub>   | Input Hysteresis                  | –                     | 60  | –    | mV    |                                                                                                                                                                                                                           |
| I <sub>IL</sub>  | Input Leakage (Absolute Value)    | –                     | 1   | –    | nA    | Gross tested to 1 μA                                                                                                                                                                                                      |
| C <sub>IN</sub>  | Capacitive Load on Pins as Input  | –                     | 3.5 | 10   | pF    | Package and pin dependent. Temp = 25°C                                                                                                                                                                                    |
| C <sub>OUT</sub> | Capacitive Load on Pins as Output | –                     | 3.5 | 10   | pF    | Package and pin dependent. Temp = 25°C                                                                                                                                                                                    |

**Table 16. 2.7V DC GPIO Specifications**

| Symbol           | Description                       | Min                   | Typ | Max  | Units | Notes                                                                                                            |
|------------------|-----------------------------------|-----------------------|-----|------|-------|------------------------------------------------------------------------------------------------------------------|
| R <sub>PU</sub>  | Pull up Resistor                  | 4                     | 5.6 | 8    | kΩ    |                                                                                                                  |
| R <sub>PD</sub>  | Pull down Resistor                | 4                     | 5.6 | 8    | kΩ    |                                                                                                                  |
| V <sub>OH</sub>  | High Output Level                 | V <sub>dd</sub> - 0.4 | –   | –    | V     | I <sub>OH</sub> = 2 mA (6.25 Typ), V <sub>dd</sub> = 2.4 to 3.0V (16 mA maximum, 50 mA Typ combined IOH budget). |
| V <sub>OL</sub>  | Low Output Level                  | –                     | –   | 0.75 | V     | I <sub>OL</sub> = 11.25 mA, V <sub>dd</sub> = 2.4 to 3.0V (90 mA maximum combined IOL budget).                   |
| V <sub>IL</sub>  | Input Low Level                   | –                     | –   | 0.75 | V     | V <sub>dd</sub> = 2.4 to 3.0                                                                                     |
| V <sub>IH</sub>  | Input High Level                  | 2.0                   | –   | –    | V     | V <sub>dd</sub> = 2.4 to 3.0                                                                                     |
| V <sub>H</sub>   | Input Hysteresis                  | –                     | 90  | –    | mV    |                                                                                                                  |
| I <sub>IL</sub>  | Input Leakage (Absolute Value)    | –                     | 1   | –    | nA    | Gross tested to 1 μA                                                                                             |
| C <sub>IN</sub>  | Capacitive Load on Pins as Input  | –                     | 3.5 | 10   | pF    | Package and pin dependent. Temp = 25°C                                                                           |
| C <sub>OUT</sub> | Capacitive Load on Pins as Output | –                     | 3.5 | 10   | pF    | Package and pin dependent. Temp = 25°C                                                                           |

### DC Operational Amplifier Specifications

The following tables list the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , 3.0V to 3.6V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , or 2.4V to 3.0V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , respectively. Typical parameters apply to 5V, 3.3V, and 2.7V at  $25^{\circ}\text{C}$  and are for design guidance only.

The Operational Amplifier is a component of both the Analog Continuous Time PSoC blocks and the Analog Switched Cap PSoC blocks. The guaranteed specifications are measured in the Analog Continuous Time PSoC block. Typical parameters apply to 5V at  $25^{\circ}\text{C}$  and are for design guidance only.

**Table 17. 5V DC Operational Amplifier Specifications**

| Symbol                     | Description                                               | Min       | Typ  | Max       | Units                          | Notes                                                                                                                                                                                   |
|----------------------------|-----------------------------------------------------------|-----------|------|-----------|--------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| $V_{\text{OSOA}}$          | Input Offset Voltage (absolute value)                     | –         | 1.6  | 10        | mV                             |                                                                                                                                                                                         |
|                            | Power = Low, Opamp Bias = High                            | –         | 1.3  | 8         | mV                             |                                                                                                                                                                                         |
|                            | Power = Medium, Opamp Bias = High                         | –         | 1.2  | 7.5       | mV                             |                                                                                                                                                                                         |
|                            | Power = High, Opamp Bias = High                           | –         |      |           |                                |                                                                                                                                                                                         |
| $\text{TCV}_{\text{OSOA}}$ | Average Input Offset Voltage Drift                        | –         | 7.0  | 35.0      | $\mu\text{V}/^{\circ}\text{C}$ |                                                                                                                                                                                         |
| $I_{\text{EBOA}}$          | Input Leakage Current (Port 0 Analog Pins)                | –         | 20   | –         | pA                             | Gross tested to 1 $\mu\text{A}$                                                                                                                                                         |
| $C_{\text{INOA}}$          | Input Capacitance (Port 0 Analog Pins)                    | –         | 4.5  | 9.5       | pF                             | Package and pin dependent.<br>Temp = $25^{\circ}\text{C}$                                                                                                                               |
| $V_{\text{CMOA}}$          | Common Mode Voltage Range                                 | 0.0       | –    | Vdd       | V                              | The common-mode input voltage range is measured through an analog output buffer. The specification includes the limitations imposed by the characteristics of the analog output buffer. |
|                            | Common Mode Voltage Range (high power or high opamp bias) | 0.5       | –    | Vdd - 0.5 |                                |                                                                                                                                                                                         |
| $G_{\text{OLOA}}$          | Open Loop Gain                                            | –         | –    | –         | dB                             | Specification is applicable at high power. For all other bias modes (except high power, high opamp bias), minimum is 60 dB.                                                             |
|                            | Power = Low, Opamp Bias = High                            | 60        |      |           |                                |                                                                                                                                                                                         |
|                            | Power = Medium, Opamp Bias = High                         | 60        |      |           |                                |                                                                                                                                                                                         |
|                            | Power = High, Opamp Bias = High                           | 80        |      |           |                                |                                                                                                                                                                                         |
| $V_{\text{OHIGHOA}}$       | High Output Voltage Swing (internal signals)              | –         | –    | –         | V                              |                                                                                                                                                                                         |
|                            | Power = Low, Opamp Bias = High                            | Vdd - 0.2 | –    | –         | V                              |                                                                                                                                                                                         |
|                            | Power = Medium, Opamp Bias = High                         | Vdd - 0.2 | –    | –         | V                              |                                                                                                                                                                                         |
|                            | Power = High, Opamp Bias = High                           | Vdd - 0.5 | –    | –         | V                              |                                                                                                                                                                                         |
| $V_{\text{OLOWOA}}$        | Low Output Voltage Swing (internal signals)               | –         | –    | 0.2       | V                              |                                                                                                                                                                                         |
|                            | Power = Low, Opamp Bias = High                            | –         | –    | 0.2       | V                              |                                                                                                                                                                                         |
|                            | Power = Medium, Opamp Bias = High                         | –         | –    | 0.2       | V                              |                                                                                                                                                                                         |
|                            | Power = High, Opamp Bias = High                           | –         | –    | 0.5       | V                              |                                                                                                                                                                                         |
| $I_{\text{SOA}}$           | Supply Current (including associated AGND buffer)         | –         | –    | –         | $\mu\text{A}$                  |                                                                                                                                                                                         |
|                            | Power = Low, Opamp Bias = High                            | –         | 150  | 200       | $\mu\text{A}$                  |                                                                                                                                                                                         |
|                            | Power = Low, Opamp Bias = High                            | –         | 300  | 400       | $\mu\text{A}$                  |                                                                                                                                                                                         |
|                            | Power = Medium, Opamp Bias = High                         | –         | 600  | 800       | $\mu\text{A}$                  |                                                                                                                                                                                         |
|                            | Power = Medium, Opamp Bias = High                         | –         | 1200 | 1600      | $\mu\text{A}$                  |                                                                                                                                                                                         |
|                            | Power = High, Opamp Bias = High                           | –         | 2400 | 3200      | $\mu\text{A}$                  |                                                                                                                                                                                         |
|                            | Power = High, Opamp Bias = High                           | –         | 4600 | 6400      | $\mu\text{A}$                  |                                                                                                                                                                                         |
| $\text{PSRR}_{\text{OA}}$  | Supply Voltage Rejection Ratio                            | 64        | 80   | –         | dB                             | $V_{\text{SS}} \leq V_{\text{IN}} \leq (V_{\text{DD}} - 2.25)$ or $(V_{\text{DD}} - 1.25V) \leq V_{\text{IN}} \leq V_{\text{DD}}$                                                       |

**Table 18. 3.3V DC Operational Amplifier Specifications**

| Symbol        | Description                                       | Min            | Typ  | Max            | Units             | Notes                                                                                                                                                                                   |
|---------------|---------------------------------------------------|----------------|------|----------------|-------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| $V_{OSOA}$    | Input Offset Voltage (absolute value)             | —              | 1.65 | 10             | mV                |                                                                                                                                                                                         |
|               | Power = Low, Opamp Bias = High                    | —              | 1.32 | 8              | mV                |                                                                                                                                                                                         |
|               | Power = Medium, Opamp Bias = High                 |                |      |                |                   |                                                                                                                                                                                         |
|               | High Power is 5 Volts Only                        |                |      |                |                   |                                                                                                                                                                                         |
| $TCV_{OSOA}$  | Average Input Offset Voltage Drift                | —              | 7.0  | 35.0           | $\mu V/^{\circ}C$ |                                                                                                                                                                                         |
| $I_{EBOA}$    | Input Leakage Current (Port 0 Analog Pins)        | —              | 20   | —              | pA                | Gross tested to 1 $\mu A$                                                                                                                                                               |
| $C_{INOA}$    | Input Capacitance (Port 0 Analog Pins)            | —              | 4.5  | 9.5            | pF                | Package and pin dependent.<br>Temp = 25 $^{\circ}C$                                                                                                                                     |
| $V_{CMOA}$    | Common Mode Voltage Range                         | 0.2            | —    | $V_{DD} - 0.2$ | V                 | The common-mode input voltage range is measured through an analog output buffer. The specification includes the limitations imposed by the characteristics of the analog output buffer. |
| $G_{OLOA}$    | Open Loop Gain                                    |                | —    | —              | dB                |                                                                                                                                                                                         |
|               | Power = Low, Opamp Bias = Low                     | 60             |      |                |                   |                                                                                                                                                                                         |
|               | Power = Medium, Opamp Bias = Low                  | 60             |      |                |                   |                                                                                                                                                                                         |
|               | Power = High, Opamp Bias = Low                    | 80             |      |                |                   | Specification is applicable at high power. For all other bias modes (except high power, high opamp bias), minimum is 60 dB.                                                             |
| $V_{OHIGHOA}$ | High Output Voltage Swing (internal signals)      |                |      |                |                   |                                                                                                                                                                                         |
|               | Power = Low, Opamp Bias = Low                     | $V_{DD} - 0.2$ | —    | —              | V                 |                                                                                                                                                                                         |
|               | Power = Medium, Opamp Bias = Low                  | $V_{DD} - 0.2$ | —    | —              | V                 |                                                                                                                                                                                         |
|               | Power = High is 5V only                           | $V_{DD} - 0.2$ | —    | —              | V                 |                                                                                                                                                                                         |
| $V_{OLOWOA}$  | Low Output Voltage Swing (internal signals)       |                |      |                |                   |                                                                                                                                                                                         |
|               | Power = Low, Opamp Bias = Low                     | —              | —    | 0.2            | V                 |                                                                                                                                                                                         |
|               | Power = Medium, Opamp Bias = Low                  | —              | —    | 0.2            | V                 |                                                                                                                                                                                         |
|               | Power = High, Opamp Bias = Low                    | —              | —    | 0.2            | V                 |                                                                                                                                                                                         |
| $I_{SOA}$     | Supply Current (including associated AGND buffer) |                |      |                |                   |                                                                                                                                                                                         |
|               | Power = Low, Opamp Bias = Low                     | —              | 150  | 200            | $\mu A$           |                                                                                                                                                                                         |
|               | Power = Low, Opamp Bias = High                    | —              | 300  | 400            | $\mu A$           |                                                                                                                                                                                         |
|               | Power = Medium, Opamp Bias = Low                  | —              | 600  | 800            | $\mu A$           |                                                                                                                                                                                         |
|               | Power = Medium, Opamp Bias = High                 | —              | 1200 | 1600           | $\mu A$           |                                                                                                                                                                                         |
|               | Power = High, Opamp Bias = Low                    | —              | 2400 | 3200           | $\mu A$           |                                                                                                                                                                                         |
|               | Power = High, Opamp Bias = High                   | —              | 4600 | 6400           | $\mu A$           |                                                                                                                                                                                         |
| $PSRR_{OA}$   | Supply Voltage Rejection Ratio                    | 64             | 80   | —              | dB                | $V_{SS} \leq V_{IN} \leq (V_{DD} - 2.25)$ or<br>$(V_{DD} - 1.25V) \leq V_{IN} \leq V_{DD}$                                                                                              |

**Table 19. 2.7V DC Operational Amplifier Specifications**

| Symbol       | Description                                       | Min            | Typ  | Max            | Units             | Notes                                                                                                                                                                                   |
|--------------|---------------------------------------------------|----------------|------|----------------|-------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| $V_{OSOA}$   | Input Offset Voltage (absolute value)             | –              | 1.65 | 10             | mV                |                                                                                                                                                                                         |
|              | Power = Low, Opamp Bias = High                    | –              | 1.32 | 8              | mV                |                                                                                                                                                                                         |
|              | Power = Medium, Opamp Bias = High                 |                |      |                |                   |                                                                                                                                                                                         |
|              | High Power is 5 Volts Only                        |                |      |                |                   |                                                                                                                                                                                         |
| $TCV_{OSOA}$ | Average Input Offset Voltage Drift                | –              | 7.0  | 35.0           | $\mu V/^{\circ}C$ |                                                                                                                                                                                         |
| $I_{EBOA}$   | Input Leakage Current (Port 0 Analog Pins)        | –              | 20   | –              | pA                | Gross tested to 1 $\mu A$                                                                                                                                                               |
| $C_{INOA}$   | Input Capacitance (Port 0 Analog Pins)            | –              | 4.5  | 9.5            | pF                | Package and pin dependent.<br>Temp = 25 $^{\circ}C$                                                                                                                                     |
| $V_{CMOA}$   | Common Mode Voltage Range                         | 0.2            | –    | $V_{DD} - 0.2$ | V                 | The common-mode input voltage range is measured through an analog output buffer. The specification includes the limitations imposed by the characteristics of the analog output buffer. |
| $G_{OAOA}$   | Open Loop Gain                                    |                | –    | –              | dB                |                                                                                                                                                                                         |
|              | Power = Low, Opamp Bias = Low                     | 60             |      |                |                   |                                                                                                                                                                                         |
|              | Power = Medium, Opamp Bias = Low                  | 60             |      |                |                   |                                                                                                                                                                                         |
|              | Power = High                                      | 80             |      |                |                   | Specification is applicable at high power. For all other bias modes (except high power, high opamp bias), minimum is 60 dB.                                                             |
| $V_{OHIOA}$  | High Output Voltage Swing (internal signals)      |                |      |                |                   |                                                                                                                                                                                         |
|              | Power = Low, Opamp Bias = Low                     | $V_{DD} - 0.2$ | –    | –              | V                 |                                                                                                                                                                                         |
|              | Power = Medium, Opamp Bias = Low                  | $V_{DD} - 0.2$ | –    | –              | V                 |                                                                                                                                                                                         |
|              | Power = High is 5V only                           | $V_{DD} - 0.2$ | –    | –              | V                 |                                                                                                                                                                                         |
| $V_{OLOA}$   | Low Output Voltage Swing (internal signals)       |                |      |                |                   |                                                                                                                                                                                         |
|              | Power = Low, Opamp Bias = Low                     | –              | –    | 0.2            | V                 |                                                                                                                                                                                         |
|              | Power = Medium, Opamp Bias = Low                  | –              | –    | 0.2            | V                 |                                                                                                                                                                                         |
|              | Power = High, Opamp Bias = Low                    | –              | –    | 0.2            | V                 |                                                                                                                                                                                         |
| $I_{SOA}$    | Supply Current (including associated AGND buffer) |                |      |                |                   |                                                                                                                                                                                         |
|              | Power = Low, Opamp Bias = Low                     | –              | 150  | 200            | $\mu A$           |                                                                                                                                                                                         |
|              | Power = Low, Opamp Bias = High                    | –              | 300  | 400            | $\mu A$           |                                                                                                                                                                                         |
|              | Power = Medium, Opamp Bias = Low                  | –              | 600  | 800            | $\mu A$           |                                                                                                                                                                                         |
|              | Power = Medium, Opamp Bias = High                 | –              | 1200 | 1600           | $\mu A$           |                                                                                                                                                                                         |
|              | Power = High, Opamp Bias = Low                    | –              | 2400 | 3200           | $\mu A$           |                                                                                                                                                                                         |
|              | Power = High, Opamp Bias = High                   | –              | 4600 | 6400           | $\mu A$           |                                                                                                                                                                                         |
| $PSRR_{OA}$  | Supply Voltage Rejection Ratio                    | 64             | 80   | –              | dB                | $V_{SS} \leq V_{IN} \leq (V_{DD} - 2.25)$ or<br>$(V_{DD} - 1.25V) \leq V_{IN} \leq V_{DD}$                                                                                              |

#### DC Low Power Comparator Specifications

Table 20 lists the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and  $-40^{\circ}C \leq T_A \leq 85^{\circ}C$ , 3.0V to 3.6V and  $-40^{\circ}C \leq T_A \leq 85^{\circ}C$ , or 2.4V to 3.0V and  $-40^{\circ}C \leq T_A \leq 85^{\circ}C$ , respectively. Typical parameters apply to 5V at 25 $^{\circ}C$  and are for design guidance only.

**Table 20. DC Low Power Comparator Specifications**

| Symbol       | Description                                        | Min | Typ | Max          | Units   |
|--------------|----------------------------------------------------|-----|-----|--------------|---------|
| $V_{REFLPC}$ | Low power comparator (LPC) reference voltage range | 0.2 | –   | $V_{DD} - 1$ | V       |
| $I_{SLPC}$   | LPC supply current                                 | –   | 10  | 40           | $\mu A$ |
| $V_{OSLPC}$  | LPC voltage offset                                 | –   | 2.5 | 30           | mV      |

### DC Analog Output Buffer Specifications

The following tables list the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , 3.0V to 3.6V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , or 2.4V to 3.0V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , respectively. Typical parameters apply to 5V, 3.3V, and 2.7V at  $25^{\circ}\text{C}$  and are for design guidance only.

**Table 21. 5V DC Analog Output Buffer Specifications**

| Symbol        | Description                                                                              | Min                       | Typ | Max                       | Units                          | Notes                         |
|---------------|------------------------------------------------------------------------------------------|---------------------------|-----|---------------------------|--------------------------------|-------------------------------|
| $V_{OSOB}$    | Input Offset Voltage (Absolute Value)                                                    | –                         | 3   | 12                        | mV                             |                               |
| $TCV_{OSOB}$  | Average Input Offset Voltage Drift                                                       | –                         | +6  | –                         | $\mu\text{V}/^{\circ}\text{C}$ |                               |
| $V_{CMOB}$    | Common-Mode Input Voltage Range                                                          | 0.5                       | –   | $V_{DD} - 1.0$            | V                              |                               |
| $R_{OUTOB}$   | Output Resistance<br>Power = Low<br>Power = High                                         | –                         | 1   | –                         | W                              |                               |
|               |                                                                                          | –                         | 1   | –                         | W                              |                               |
| $V_{OHIGHOB}$ | High Output Voltage Swing (Load = 32 ohms to $V_{DD}/2$ )<br>Power = Low<br>Power = High | $0.5 \times V_{DD} + 1.1$ | –   | –                         | V                              |                               |
|               |                                                                                          | $0.5 \times V_{DD} + 1.1$ | –   | –                         | V                              |                               |
| $V_{LOWOB}$   | Low Output Voltage Swing (Load = 32 ohms to $V_{DD}/2$ )<br>Power = Low<br>Power = High  | –                         | –   | $.5 \times V_{DD} - 1.3$  | V                              |                               |
|               |                                                                                          | –                         | –   | $0.5 \times V_{DD} - 1.3$ | V                              |                               |
| $I_{SOB}$     | Supply Current Including Bias Cell (No Load)<br>Power = Low<br>Power = High              | –                         | 1.1 | 5.1                       | mA                             |                               |
|               |                                                                                          | –                         | 2.6 | 8.8                       | mA                             |                               |
| $PSRR_{OB}$   | Supply Voltage Rejection Ratio                                                           | 52                        | 64  | –                         | dB                             | $V_{OUT} > (V_{DD} - 1.25)$ . |

**Table 22. 3.3V DC Analog Output Buffer Specifications**

| Symbol        | Description                                                                              | Min                       | Typ | Max                       | Units                          | Notes                       |
|---------------|------------------------------------------------------------------------------------------|---------------------------|-----|---------------------------|--------------------------------|-----------------------------|
| $V_{OSOB}$    | Input Offset Voltage (Absolute Value)                                                    | –                         | 3   | 12                        | mV                             |                             |
| $TCV_{OSOB}$  | Average Input Offset Voltage Drift                                                       | –                         | +6  | –                         | $\mu\text{V}/^{\circ}\text{C}$ |                             |
| $V_{CMOB}$    | Common-Mode Input Voltage Range                                                          | 0.5                       | –   | $V_{DD} - 1.0$            | V                              |                             |
| $R_{OUTOB}$   | Output Resistance<br>Power = Low<br>Power = High                                         | –                         | 1   | –                         | W                              |                             |
|               |                                                                                          | –                         | 1   | –                         | W                              |                             |
| $V_{OHIGHOB}$ | High Output Voltage Swing (Load = 1k ohms to $V_{DD}/2$ )<br>Power = Low<br>Power = High | $0.5 \times V_{DD} + 1.0$ | –   | –                         | V                              |                             |
|               |                                                                                          | $0.5 \times V_{DD} + 1.0$ | –   | –                         | V                              |                             |
| $V_{LOWOB}$   | Low Output Voltage Swing (Load = 1k ohms to $V_{DD}/2$ )<br>Power = Low<br>Power = High  | –                         | –   | $0.5 \times V_{DD} - 1.0$ | V                              |                             |
|               |                                                                                          | –                         | –   | $0.5 \times V_{DD} - 1.0$ | V                              |                             |
| $I_{SOB}$     | Supply Current Including Bias Cell (No Load)<br>Power = Low<br>Power = High              | –                         | 0.8 | 2.0                       | mA                             |                             |
|               |                                                                                          | –                         | 2.0 | 4.3                       | mA                             |                             |
| $PSRR_{OB}$   | Supply Voltage Rejection Ratio                                                           | 52                        | 64  | –                         | dB                             | $V_{OUT} > (V_{DD} - 1.25)$ |

**Table 23. 2.7V DC Analog Output Buffer Specifications**

| Symbol        | Description                                                                              | Min                                                    | Typ | Max                       | Units             | Notes                         |
|---------------|------------------------------------------------------------------------------------------|--------------------------------------------------------|-----|---------------------------|-------------------|-------------------------------|
| $V_{OSOB}$    | Input Offset Voltage (Absolute Value)                                                    | –                                                      | 3   | 12                        | mV                |                               |
| $TCV_{OSOB}$  | Average Input Offset Voltage Drift                                                       | –                                                      | +6  | –                         | $\mu V/^{\circ}C$ |                               |
| $V_{CMOB}$    | Common-Mode Input Voltage Range                                                          | 0.5                                                    | –   | $V_{DD} - 1.0$            | V                 |                               |
| $R_{OUTOB}$   | Output Resistance<br>Power = Low<br>Power = High                                         | –                                                      | 1   | –                         | W                 |                               |
|               |                                                                                          | –                                                      | 1   | –                         | W                 |                               |
| $V_{OHIGHOB}$ | High Output Voltage Swing (Load = 1k ohms to $V_{DD}/2$ )<br>Power = Low<br>Power = High | –                                                      | –   | –                         | V                 |                               |
|               |                                                                                          | $0.5 \times V_{DD} + 0.2$<br>$0.5 \times V_{DD} + 0.2$ | –   | –                         | V                 |                               |
| $V_{OLOWOB}$  | Low Output Voltage Swing (Load = 1k ohms to $V_{DD}/2$ )<br>Power = Low<br>Power = High  | –                                                      | –   | $0.5 \times V_{DD} - 0.7$ | V                 |                               |
|               |                                                                                          | –                                                      | –   | $0.5 \times V_{DD} - 0.7$ | V                 |                               |
| $I_{SOB}$     | Supply Current Including Bias Cell (No Load)<br>Power = Low<br>Power = High              | –                                                      | 0.8 | 2.0                       | mA                |                               |
|               |                                                                                          | –                                                      | 2.0 | 4.3                       | mA                |                               |
| $PSRR_{OB}$   | Supply Voltage Rejection Ratio                                                           | 52                                                     | 64  | –                         | dB                | $V_{OUT} > (V_{DD} - 1.25)$ . |

#### DC Switch Mode Pump Specifications


Table 24 lists the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and  $-40^{\circ}C \leq T_A \leq 85^{\circ}C$ , 3.0V to 3.6V and  $-40^{\circ}C \leq T_A \leq 85^{\circ}C$ , or 2.4V to 3.0V and  $-40^{\circ}C \leq T_A \leq 85^{\circ}C$ , respectively. Typical parameters apply to 5V, 3.3V, and 2.7V at  $25^{\circ}C$  and are for design guidance only.

**Table 24. DC Switch Mode Pump (SMP) Specifications**

| Symbol         | Description                                                                                                                               | Min  | Typ  | Max  | Units | Notes                                                                                                            |
|----------------|-------------------------------------------------------------------------------------------------------------------------------------------|------|------|------|-------|------------------------------------------------------------------------------------------------------------------|
| $V_{PUMP\ 5V}$ | 5V Output Voltage from Pump                                                                                                               | 4.75 | 5.0  | 5.25 | V     | Configuration listed in footnote. <sup>a</sup><br>Average, neglecting ripple. SMP trip voltage is set to 5.0V.   |
| $V_{PUMP\ 3V}$ | 3.3V Output Voltage from Pump                                                                                                             | 3.00 | 3.25 | 3.60 | V     | Configuration listed in footnote. <sup>a</sup><br>Average, neglecting ripple. SMP trip voltage is set to 3.25V.  |
| $V_{PUMP\ 2V}$ | 2.6V Output Voltage from Pump                                                                                                             | 2.45 | 2.55 | 2.80 | V     | Configuration listed in footnote. <sup>a</sup><br>Average, neglecting ripple. SMP trip voltage is set to 2.55V.  |
| $I_{PUMP}$     | Available Output Current<br>$V_{BAT} = 1.8V, V_{PUMP} = 5.0V$<br>$V_{BAT} = 1.5V, V_{PUMP} = 3.25V$<br>$V_{BAT} = 1.3V, V_{PUMP} = 2.55V$ | 5    | –    | –    | mA    | Configuration listed in footnote. <sup>a</sup><br>SMP trip voltage is set to 5.0V.                               |
|                |                                                                                                                                           | 8    | –    | –    | mA    | SMP trip voltage is set to 3.25V.                                                                                |
|                |                                                                                                                                           | 8    | –    | –    | mA    | SMP trip voltage is set to 2.55V.                                                                                |
| $V_{BAT5V}$    | Input Voltage Range from Battery                                                                                                          | 1.8  | –    | 5.0  | V     | Configuration listed in footnote. <sup>a</sup><br>SMP trip voltage is set to 5.0V.                               |
| $V_{BAT3V}$    | Input Voltage Range from Battery                                                                                                          | 1.0  | –    | 3.3  | V     | Configuration listed in footnote. <sup>a</sup><br>SMP trip voltage is set to 3.25V.                              |
| $V_{BAT2V}$    | Input Voltage Range from Battery                                                                                                          | 1.0  | –    | 3.0  | V     | Configuration listed in footnote. <sup>a</sup><br>SMP trip voltage is set to 2.55V.                              |
| $V_{BATSTART}$ | Minimum Input Voltage from Battery to Start Pump                                                                                          | 1.2  | –    | –    | V     | Configuration listed in footnote. <sup>a</sup><br>$0^{\circ}C \leq T_A \leq 100$ . 1.25V at $T_A = -40^{\circ}C$ |

**Table 24. DC Switch Mode Pump (SMP) Specifications** (continued)

| Symbol                    | Description                                       | Min | Typ | Max | Units   | Notes                                                                                                                                                                                                 |
|---------------------------|---------------------------------------------------|-----|-----|-----|---------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| $\Delta V_{PUMP\_Line}$   | Line Regulation (over $V_{BAT}$ range)            | –   | 5   | –   | % $V_O$ | Configuration listed in footnote. <sup>[4]</sup><br>$V_O$ is the “Vdd Value for PUMP Trip” specified by the VM[2:0] setting in the DC POR and LVD Specification, <a href="#">Table 29</a> on page 29. |
| $\Delta V_{PUMP\_Load}$   | Load Regulation                                   | –   | 5   | –   | % $V_O$ | Configuration listed in footnote. <sup>[4]</sup><br>$V_O$ is the “Vdd Value for PUMP Trip” specified by the VM[2:0] setting in the DC POR and LVD Specification, <a href="#">Table 29</a> on page 29. |
| $\Delta V_{PUMP\_Ripple}$ | Output Voltage Ripple (depends on capacitor/load) | –   | 100 | –   | mVpp    | Configuration listed in footnote. <sup>[4]</sup><br>Load is 5 mA.                                                                                                                                     |
| $E_3$                     | Efficiency                                        | 35  | 50  | –   | %       | Configuration listed in footnote. <sup>[4]</sup><br>Load is 5 mA. SMP trip voltage is set to 3.25V.                                                                                                   |
| $E_2$                     | Efficiency                                        |     |     |     |         |                                                                                                                                                                                                       |
| $F_{PUMP}$                | Switching Frequency                               | –   | 1.3 | –   | MHz     |                                                                                                                                                                                                       |
| $DC_{PUMP}$               | Switching Duty Cycle                              | –   | 50  | –   | %       |                                                                                                                                                                                                       |

**Figure 13. Basic Switch Mode Pump Circuit**

**Note**

 4.  $L_1 = 2$  mH inductor,  $C_1 = 10$  mF capacitor,  $D_1 =$  Schottky diode. See [Figure 13](#).

### DC Analog Reference Specifications

The following tables list the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , 3.0V to 3.6V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , or 2.4V to 3.0V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , respectively. Typical parameters apply to 5V, 3.3V, and 2.7V at  $25^{\circ}\text{C}$  and are for design guidance only.

The guaranteed specifications are measured through the Analog Continuous Time PSoC blocks. The power levels for AGND refer to the power of the Analog Continuous Time PSoC block. The power levels for RefHi and RefLo refer to the Analog Reference Control register. The limits stated for AGND include the offset error of the AGND buffer local to the Analog Continuous Time PSoC block. Reference control power is high.

**Note** Avoid using P2[4] for digital signaling when using an analog resource that depends on the Analog Reference. Some coupling of the digital signal may appear on the AGND.

**Table 25. 5V DC Analog Reference Specifications**

| Symbol | Description                                         | Min                    | Typ                    | Max                    | Units |
|--------|-----------------------------------------------------|------------------------|------------------------|------------------------|-------|
| BG     | Bandgap Voltage Reference                           | 1.28                   | 1.30                   | 1.33                   | V     |
| –      | AGND = Vdd/2                                        | Vdd/2 - 0.04           | Vdd/2 - 0.01           | Vdd/2 + 0.007          | V     |
| –      | AGND = 2 x BandGap                                  | 2 x BG - 0.048         | 2 x BG - 0.030         | 2 x BG + 0.024         | V     |
| –      | AGND = P2[4] (P2[4] = Vdd/2)                        | P2[4] - 0.011          | P2[4]                  | P2[4] + 0.011          | V     |
| –      | AGND = BandGap                                      | BG - 0.009             | BG + 0.008             | BG + 0.016             | V     |
| –      | AGND = 1.6 x BandGap                                | 1.6 x BG - 0.022       | 1.6 x BG - 0.010       | 1.6 x BG + 0.018       | V     |
| –      | AGND Block to Block Variation (AGND = Vdd/2)        | -0.034                 | 0.000                  | 0.034                  | V     |
| –      | RefHi = Vdd/2 + BandGap                             | Vdd/2 + BG - 0.10      | Vdd/2 + BG             | Vdd/2 + BG + 0.10      | V     |
| –      | RefHi = 3 x BandGap                                 | 3 x BG - 0.06          | 3 x BG                 | 3 x BG + 0.06          | V     |
| –      | RefHi = 2 x BandGap + P2[6] (P2[6] = 1.3V)          | 2 x BG + P2[6] - 0.113 | 2 x BG + P2[6] - 0.018 | 2 x BG + P2[6] + 0.077 | V     |
| –      | RefHi = P2[4] + BandGap (P2[4] = Vdd/2)             | P2[4] + BG - 0.130     | P2[4] + BG - 0.016     | P2[4] + BG + 0.098     | V     |
| –      | RefHi = P2[4] + P2[6] (P2[4] = Vdd/2, P2[6] = 1.3V) | P2[4] + P2[6] - 0.133  | P2[4] + P2[6] - 0.016  | P2[4] + P2[6] + 0.100  | V     |
| –      | RefHi = 3.2 x BandGap                               | 3.2 x BG - 0.112       | 3.2 x BG               | 3.2 x BG + 0.076       | V     |
| –      | RefLo = Vdd/2 – BandGap                             | Vdd/2 - BG - 0.04      | Vdd/2 - BG + 0.024     | Vdd/2 - BG + 0.04      | V     |
| –      | RefLo = BandGap                                     | BG - 0.06              | BG                     | BG + 0.06              | V     |
| –      | RefLo = 2 x BandGap - P2[6] (P2[6] = 1.3V)          | 2 x BG - P2[6] - 0.084 | 2 x BG - P2[6] + 0.025 | 2 x BG - P2[6] + 0.134 | V     |
| –      | RefLo = P2[4] – BandGap (P2[4] = Vdd/2)             | P2[4] - BG - 0.056     | P2[4] - BG + 0.026     | P2[4] - BG + 0.107     | V     |
| –      | RefLo = P2[4]-P2[6] (P2[4] = Vdd/2, P2[6] = 1.3V)   | P2[4] - P2[6] - 0.057  | P2[4] - P2[6] + 0.026  | P2[4] - P2[6] + 0.110  | V     |

**Table 26. 3.3V DC Analog Reference Specifications**

| Symbol | Description                                    | Min              | Typ              | Max              | Units |
|--------|------------------------------------------------|------------------|------------------|------------------|-------|
| BG     | Bandgap Voltage Reference                      | 1.28             | 1.30             | 1.33             | V     |
| –      | AGND = Vdd/2                                   | Vdd/2 - 0.03     | Vdd/2 - 0.01     | Vdd/2 + 0.005    | V     |
| –      | AGND = 2 x BandGap                             | Not Allowed      |                  |                  |       |
| –      | AGND = P2[4] (P2[4] = Vdd/2)                   | P2[4] - 0.008    | P2[4] + 0.001    | P2[4] + 0.009    | V     |
| –      | AGND = BandGap                                 | BG - 0.009       | BG + 0.005       | BG + 0.015       | V     |
| –      | AGND = 1.6 x BandGap                           | 1.6 x BG - 0.027 | 1.6 x BG - 0.010 | 1.6 x BG + 0.018 | V     |
| –      | AGND Column to Column Variation (AGND = Vdd/2) | -0.034           | 0.000            | 0.034            | mV    |
| –      | RefHi = Vdd/2 + BandGap                        | Not Allowed      |                  |                  |       |
| –      | RefHi = 3 x BandGap                            | Not Allowed      |                  |                  |       |
| –      | RefHi = 2 x BandGap + P2[6] (P2[6] = 0.5V)     | Not Allowed      |                  |                  |       |
| –      | RefHi = P2[4] + BandGap (P2[4] = Vdd/2)        | Not Allowed      |                  |                  |       |

**Table 26. 3.3V DC Analog Reference Specifications (continued)**

| Symbol | Description                                         | Min                   | Typ                   | Max                   | Units |
|--------|-----------------------------------------------------|-----------------------|-----------------------|-----------------------|-------|
| –      | RefHi = P2[4] + P2[6] (P2[4] = Vdd/2, P2[6] = 0.5V) | P2[4] + P2[6] - 0.075 | P2[4] + P2[6] - 0.009 | P2[4] + P2[6] + 0.057 | V     |
| –      | RefHi = 3.2 x BandGap                               | Not Allowed           |                       |                       |       |
| –      | RefLo = Vdd/2 - BandGap                             | Not Allowed           |                       |                       |       |
| –      | RefLo = BandGap                                     | Not Allowed           |                       |                       |       |
| –      | RefLo = 2 x BandGap - P2[6] (P2[6] = 0.5V)          | Not Allowed           |                       |                       |       |
| –      | RefLo = P2[4] - BandGap (P2[4] = Vdd/2)             | Not Allowed           |                       |                       |       |
| –      | RefLo = P2[4]-P2[6] (P2[4] = Vdd/2, P2[6] = 0.5V)   | P2[4] - P2[6] - 0.048 | P2[4]- P2[6] + 0.022  | P2[4] - P2[6] + 0.092 | V     |

**Table 27. 2.7V DC Analog Reference Specifications**

| Symbol | Description                                         | Min                  | Typ                  | Max                  | Units |
|--------|-----------------------------------------------------|----------------------|----------------------|----------------------|-------|
| BG     | Bandgap Voltage Reference                           | 1.16                 | 1.30                 | 1.33                 | V     |
| –      | AGND = Vdd/2                                        | Vdd/2 - 0.03         | Vdd/2 - 0.01         | Vdd/2 + 0.01         | V     |
| –      | AGND = 2 x BandGap                                  | Not Allowed          |                      |                      |       |
| –      | AGND = P2[4] (P2[4] = Vdd/2)                        | P2[4] - 0.01         | P2[4]                | P2[4] + 0.01         | V     |
| –      | AGND = BandGap                                      | BG - 0.01            | BG                   | BG + 0.015           | V     |
| –      | AGND = 1.6 x BandGap                                | Not Allowed          |                      |                      |       |
| –      | AGND Column to Column Variation (AGND = Vdd/2)      | -0.034               | 0.000                | 0.034                | mV    |
| –      | RefHi = Vdd/2 + BandGap                             | Not Allowed          |                      |                      |       |
| –      | RefHi = 3 x BandGap                                 | Not Allowed          |                      |                      |       |
| –      | RefHi = 2 x BandGap + P2[6] (P2[6] = 0.5V)          | Not Allowed          |                      |                      |       |
| –      | RefHi = P2[4] + BandGap (P2[4] = Vdd/2)             | Not Allowed          |                      |                      |       |
| –      | RefHi = P2[4] + P2[6] (P2[4] = Vdd/2, P2[6] = 0.5V) | P2[4] + P2[6] - 0.08 | P2[4] + P2[6] - 0.01 | P2[4] + P2[6] + 0.06 | V     |
| –      | RefHi = 3.2 x BandGap                               | Not Allowed          |                      |                      |       |
| –      | RefLo = Vdd/2 - BandGap                             | Not Allowed          |                      |                      |       |
| –      | RefLo = BandGap                                     | Not Allowed          |                      |                      |       |
| –      | RefLo = 2 x BandGap - P2[6] (P2[6] = 0.5V)          | Not Allowed          |                      |                      |       |
| –      | RefLo = P2[4] - BandGap (P2[4] = Vdd/2)             | Not Allowed          |                      |                      |       |
| –      | RefLo = P2[4]-P2[6] (P2[4] = Vdd/2, P2[6] = 0.5V)   | P2[4] - P2[6] - 0.05 | P2[4]- P2[6] + 0.01  | P2[4] - P2[6] + 0.09 | V     |

### DC Analog PSoC Block Specifications

**Table 29** lists the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , 3.0V to 3.6V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , or 2.4V to 3.0V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , respectively. Typical parameters apply to 5V, 3.3V, and 2.7V at  $25^{\circ}\text{C}$  and are for design guidance only.

**Table 28. DC Analog PSoC Block Specifications**

| Symbol   | Description                               | Min | Typ  | Max | Units     | Notes |
|----------|-------------------------------------------|-----|------|-----|-----------|-------|
| $R_{CT}$ | Resistor Unit Value (Continuous Time)     | –   | 12.2 | –   | $k\Omega$ |       |
| $C_{SC}$ | Capacitor Unit Value (Switched Capacitor) | –   | 80   | –   | fF        |       |

### DC POR, SMP, and LVD Specifications

**Table 30** lists the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , 3.0V to 3.6V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , or 2.4V to 3.0V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , respectively. Typical parameters apply to 5V, 3.3V, and 2.7V at  $25^{\circ}\text{C}$  and are for design guidance only.

**Note** The bits PORLEV and VM in the following table refer to bits in the VLT\_CR register. See the *PSoC Programmable System-on-Chip Technical Reference Manual* for more information on the VLT\_CR register.

**Table 29. DC POR and LVD Specifications**

| Symbol                                                                                                               | Description                                                                                                                                                            | Min                                                          | Typ                                                          | Max                                                                                        | Units                                | Notes                                                                                                      |
|----------------------------------------------------------------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------------------------|--------------------------------------------------------------|--------------------------------------------------------------------------------------------|--------------------------------------|------------------------------------------------------------------------------------------------------------|
| $V_{PPOR0}$<br>$V_{PPOR1}$<br>$V_{PPOR2}$                                                                            | Vdd Value for PPOR Trip<br>PORLEV[1:0] = 00b<br>PORLEV[1:0] = 01b<br>PORLEV[1:0] = 10b                                                                                 | –                                                            | 2.36<br>2.82<br>4.55                                         | 2.40<br>2.95<br>4.70                                                                       | V<br>V<br>V                          | Vdd must be greater than or equal to 2.5V during startup, reset from the XRES pin, or reset from Watchdog. |
| $V_{LVD0}$<br>$V_{LVD1}$<br>$V_{LVD2}$<br>$V_{LVD3}$<br>$V_{LVD4}$<br>$V_{LVD5}$<br>$V_{LVD6}$<br>$V_{LVD7}$         | Vdd Value for LVD Trip<br>VM[2:0] = 000b<br>VM[2:0] = 001b<br>VM[2:0] = 010b<br>VM[2:0] = 011b<br>VM[2:0] = 100b<br>VM[2:0] = 101b<br>VM[2:0] = 110b<br>VM[2:0] = 111b | 2.40<br>2.85<br>2.95<br>3.06<br>4.37<br>4.50<br>4.62<br>4.71 | 2.45<br>2.92<br>3.02<br>3.13<br>4.48<br>4.64<br>4.73<br>4.81 | 2.51 <sup>[5]</sup><br>2.99 <sup>[6]</sup><br>3.09<br>3.20<br>4.55<br>4.75<br>4.83<br>4.95 | V<br>V<br>V<br>V<br>V<br>V<br>V<br>V |                                                                                                            |
| $V_{PUMP0}$<br>$V_{PUMP1}$<br>$V_{PUMP2}$<br>$V_{PUMP3}$<br>$V_{PUMP4}$<br>$V_{PUMP5}$<br>$V_{PUMP6}$<br>$V_{PUMP7}$ | Vdd Value for SMP Trip<br>VM[2:0] = 000b<br>VM[2:0] = 001b<br>VM[2:0] = 010b<br>VM[2:0] = 011b<br>VM[2:0] = 100b<br>VM[2:0] = 101b<br>VM[2:0] = 110b<br>VM[2:0] = 111b | 2.50<br>2.96<br>3.03<br>3.18<br>4.54<br>4.62<br>4.71<br>4.89 | 2.55<br>3.02<br>3.10<br>3.25<br>4.64<br>4.73<br>4.82<br>5.00 | 2.62 <sup>[7]</sup><br>3.09<br>3.16<br>3.32 <sup>[8]</sup><br>4.74<br>4.83<br>4.92<br>5.12 | V<br>V<br>V<br>V<br>V<br>V<br>V<br>V |                                                                                                            |

#### Notes

5. Always greater than 50 mV above  $V_{PPOR}$  (PORLEV=00) for falling supply.
6. Always greater than 50 mV above  $V_{PPOR}$  (PORLEV=01) for falling supply.
7. Always greater than 50 mV above  $V_{LVD0}$ .
8. Always greater than 50 mV above  $V_{LVD3}$ .

### DC Programming Specifications

Table 31 lists the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , 3.0V to 3.6V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , or 2.4V to 3.0V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , respectively. Typical parameters apply to 5V, 3.3V, and 2.7V at  $25^{\circ}\text{C}$  and are for design guidance only.

**Table 30. DC Programming Specifications**

| Symbol                    | Description                                                                     | Min                   | Typ | Max                    | Units | Notes                                |
|---------------------------|---------------------------------------------------------------------------------|-----------------------|-----|------------------------|-------|--------------------------------------|
| V <sub>DDIWRIT</sub><br>E | Supply Voltage for Flash Write Operations                                       | 2.70                  | –   | –                      | V     |                                      |
| I <sub>DDP</sub>          | Supply Current During Programming or Verify                                     | –                     | 5   | 25                     | mA    |                                      |
| V <sub>ILP</sub>          | Input Low Voltage During Programming or Verify                                  | –                     | –   | 0.8                    | V     |                                      |
| V <sub>IHP</sub>          | Input High Voltage During Programming or Verify                                 | 2.1                   | –   | –                      | V     |                                      |
| I <sub>ILP</sub>          | Input Current when Applying Vilp to P1[0] or P1[1] During Programming or Verify | –                     | –   | 0.2                    | mA    | Driving internal pull down resistor. |
| I <sub>IHP</sub>          | Input Current when Applying Vihp to P1[0] or P1[1] During Programming or Verify | –                     | –   | 1.5                    | mA    | Driving internal pull down resistor. |
| V <sub>OLV</sub>          | Output Low Voltage During Programming or Verify                                 | –                     | –   | V <sub>SS</sub> + 0.75 | V     |                                      |
| V <sub>OHV</sub>          | Output High Voltage During Programming or Verify                                | V <sub>DD</sub> - 1.0 | –   | V <sub>DD</sub>        | V     |                                      |
| Flash <sub>ENP</sub><br>B | Flash Endurance (per block)                                                     | 50,000                | –   | –                      | –     | Erase/write cycles per block         |
| Flash <sub>ENT</sub>      | Flash Endurance (total) <sup>[9]</sup>                                          | 1,800,000             | –   | –                      | –     | Erase/write cycles                   |
| Flash <sub>DR</sub>       | Flash Data Retention                                                            | 10                    | –   | –                      | Years |                                      |

#### Note

9. A maximum of 36 x 50,000 block endurance cycles is allowed. This may be balanced between operations on 36x1 blocks of 50,000 maximum cycles each, 36x2 blocks of 25,000 maximum cycles each, or 36x4 blocks of 12,500 maximum cycles each (to limit the total number of cycles to 36x50,000 and that no single block ever sees more than 50,000 cycles).  
 For the full industrial range, the user must employ a temperature sensor user module (FlashTemp) and feed the result to the temperature argument before writing. Refer to the Flash APIs Application Note AN2015 at <http://www.cypress.com> under Application Notes for more information.

## AC Electrical Characteristics

### AC Chip-Level Specifications

The following tables list the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , 3.0V to 3.6V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , or 2.4V to 3.0V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , respectively. Typical parameters apply to 5V, 3.3V, and 2.7V at  $25^{\circ}\text{C}$  and are for design guidance only.

**Table 31. 5V and 3.3V AC Chip-Level Specifications**

| Symbol                   | Description                                             | Min  | Typ    | Max                        | Units | Notes                                                                                                                                                                                                                                                                                               |
|--------------------------|---------------------------------------------------------|------|--------|----------------------------|-------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| F <sub>IMO24</sub>       | Internal Main Oscillator Frequency for 24 MHz           | 23.4 | 24     | 24.6 <sup>[10,11,12]</sup> | MHz   | Trimmed for 5V or 3.3V operation using factory trim values. See <a href="#">Figure 12</a> on page 17. SLIMO mode = 0.                                                                                                                                                                               |
| F <sub>IMO6</sub>        | Internal Main Oscillator Frequency for 6 MHz            | 5.75 | 6      | 6.35 <sup>[10,11,12]</sup> | MHz   | Trimmed for 5V or 3.3V operation using factory trim values. See <a href="#">Figure 12</a> on page 17. SLIMO mode = 1.                                                                                                                                                                               |
| F <sub>CPU1</sub>        | CPU Frequency (5V Nominal)                              | 0.93 | 24     | 24.6 <sup>[10,11]</sup>    | MHz   |                                                                                                                                                                                                                                                                                                     |
| F <sub>CPU2</sub>        | CPU Frequency (3.3V Nominal)                            | 0.93 | 12     | 12.3 <sup>[11,12]</sup>    | MHz   |                                                                                                                                                                                                                                                                                                     |
| F <sub>48M</sub>         | Digital PSoC Block Frequency                            | 0    | 48     | 49.2 <sup>[10,11,13]</sup> | MHz   | Refer to the AC Digital Block Specifications.                                                                                                                                                                                                                                                       |
| F <sub>24M</sub>         | Digital PSoC Block Frequency                            | 0    | 24     | 24.6 <sup>[11,13]</sup>    | MHz   |                                                                                                                                                                                                                                                                                                     |
| F <sub>32K1</sub>        | Internal Low Speed Oscillator Frequency                 | 15   | 32     | 64                         | kHz   |                                                                                                                                                                                                                                                                                                     |
| F <sub>32K2</sub>        | External Crystal Oscillator                             | –    | 32.768 | –                          | kHz   | Accuracy is capacitor and crystal dependent. 50% duty cycle.                                                                                                                                                                                                                                        |
| F <sub>PLL</sub>         | PLL Frequency                                           | –    | 23.986 | –                          | MHz   | Is a multiple (x732) of crystal frequency.                                                                                                                                                                                                                                                          |
| Jitter24M2               | 24 MHz Period Jitter (PLL)                              | –    | –      | 600                        | ps    |                                                                                                                                                                                                                                                                                                     |
| T <sub>PLLSLEW</sub>     | PLL Lock Time                                           | 0.5  | –      | 10                         | ms    |                                                                                                                                                                                                                                                                                                     |
| T <sub>PLLSLEWSLOW</sub> | PLL Lock Time for Low Gain Setting                      | 0.5  | –      | 50                         | ms    |                                                                                                                                                                                                                                                                                                     |
| T <sub>OS</sub>          | External Crystal Oscillator Startup to 1%               | –    | 1700   | 2620                       | ms    |                                                                                                                                                                                                                                                                                                     |
| T <sub>OSACC</sub>       | External Crystal Oscillator Startup to 100 ppm          | –    | 2800   | 3800                       | ms    | The crystal oscillator frequency is within 100 ppm of its final value by the end of the T <sub>OSACC</sub> period. Correct operation assumes a properly loaded 1 uW maximum drive level 32.768 kHz crystal. 3.0V ≤ V <sub>DD</sub> ≤ 5.5V, $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ . |
| Jitter32k                | 32 kHz Period Jitter                                    | –    | 100    |                            | ns    |                                                                                                                                                                                                                                                                                                     |
| T <sub>XRST</sub>        | External Reset Pulse Width                              | 10   | –      | –                          | μs    |                                                                                                                                                                                                                                                                                                     |
| DC24M                    | 24 MHz Duty Cycle                                       | 40   | 50     | 60                         | %     |                                                                                                                                                                                                                                                                                                     |
| Step24M                  | 24 MHz Trim Step Size                                   | –    | 50     | –                          | kHz   |                                                                                                                                                                                                                                                                                                     |
| F <sub>out48M</sub>      | 48 MHz Output Frequency                                 | 46.8 | 48.0   | 49.2 <sup>[10,12]</sup>    | MHz   | Trimmed. Using factory trim values.                                                                                                                                                                                                                                                                 |
| Jitter24M1P              | 24 MHz Period Jitter (IMO) Peak-to-Peak                 | –    | 300    |                            | ps    |                                                                                                                                                                                                                                                                                                     |
| Jitter24M1R              | 24 MHz Period Jitter (IMO) Root Mean Squared            | –    | –      | 600                        | ps    |                                                                                                                                                                                                                                                                                                     |
| F <sub>MAX</sub>         | Maximum frequency of signal on row input or row output. | –    | –      | 12.3                       | MHz   |                                                                                                                                                                                                                                                                                                     |
| T <sub>RAMP</sub>        | Supply Ramp Time                                        | 0    | –      | –                          | μs    |                                                                                                                                                                                                                                                                                                     |

#### Notes

10. 4.75V < V<sub>DD</sub> < 5.25V.

11. Accuracy derived from Internal Main Oscillator with appropriate trim for V<sub>DD</sub> range.

12. 3.0V < V<sub>DD</sub> < 3.6V. See Application Note [AN2012](#) "Adjusting PSoC Microcontroller Trims for Dual Voltage-Range Operation" for information on trimming for operation at 3.3V.

13. See the individual user module data sheets for information on maximum frequencies for user modules.

**Table 32. 2.7V AC Chip-Level Specifications**

| Symbol             | Description                                             | Min  | Typ | Max                        | Units | Notes                                                                                                           |
|--------------------|---------------------------------------------------------|------|-----|----------------------------|-------|-----------------------------------------------------------------------------------------------------------------|
| F <sub>IMO12</sub> | Internal Main Oscillator Frequency for 12 MHz           | 11.5 | 12  | 12.7 <sup>[14,15,16]</sup> | MHz   | Trimmed for 2.7V operation using factory trim values. See <a href="#">Figure 12</a> on page 17. SLIMO mode = 1. |
| F <sub>IMO6</sub>  | Internal Main Oscillator Frequency for 6 MHz            | 5.75 | 6   | 6.35 <sup>[14,15,16]</sup> | MHz   | Trimmed for 2.7V operation using factory trim values. See <a href="#">Figure 12</a> on page 17. SLIMO mode = 1. |
| F <sub>CPU1</sub>  | CPU Frequency (2.7V Nominal)                            | 0.93 | 3   | 3.15 <sup>[14,15]</sup>    | MHz   |                                                                                                                 |
| F <sub>BLK27</sub> | Digital PSoC Block Frequency (2.7V Nominal)             | 0    | 12  | 12.7 <sup>[14,15,16]</sup> | MHz   | Refer to the AC Digital Block Specifications.                                                                   |
| F <sub>32K1</sub>  | Internal Low Speed Oscillator Frequency                 | 8    | 32  | 96                         | kHz   |                                                                                                                 |
| Jitter32k          | 32 kHz Period Jitter                                    | –    | 150 |                            | ns    |                                                                                                                 |
| T <sub>XRST</sub>  | External Reset Pulse Width                              | 10   | –   | –                          | μs    |                                                                                                                 |
| DC12M              | 12 MHz Duty Cycle                                       | 40   | 50  | 60                         | %     |                                                                                                                 |
| Jitter12M1P        | 12 MHz Period Jitter (IMO) Peak-to-Peak                 | –    | 340 |                            | ps    |                                                                                                                 |
| Jitter12M1R        | 12 MHz Period Jitter (IMO) Root Mean Squared            | –    | –   | 600                        | ps    |                                                                                                                 |
| F <sub>MAX</sub>   | Maximum frequency of signal on row input or row output. | –    | –   | 12.7                       | MHz   |                                                                                                                 |
| T <sub>RAMP</sub>  | Supply Ramp Time                                        | 0    | –   | –                          | μs    |                                                                                                                 |


**Notes**

14. 2.4V &lt; Vdd &lt; 3.0V.


15. Accuracy derived from Internal Main Oscillator with appropriate trim for Vdd range.

 16. See Application Note [AN2012](#) “Adjusting PSoC Microcontroller Trims for Dual Voltage-Range Operation” for information on maximum frequency for User Modules.


**Figure 14. PLL Lock Timing Diagram**




**Figure 15. PLL Lock for Low Gain Setting Timing Diagram**




**Figure 16. External Crystal Oscillator Startup Timing Diagram**



**Figure 17. 24 MHz Period Jitter (IMO) Timing Diagram**



**Figure 18. 32 kHz Period Jitter (ECO) Timing Diagram**



### AC General Purpose IO Specifications

The following tables list the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , 3.0V to 3.6V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , or 2.4V to 3.0V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , respectively. Typical parameters apply to 5V, 3.3V, and 2.7V at  $25^{\circ}\text{C}$  and are for design guidance only.


**Table 33. 5V and 3.3V AC GPIO Specifications**

| Symbol             | Description                                  | Min | Typ | Max | Units | Notes                         |
|--------------------|----------------------------------------------|-----|-----|-----|-------|-------------------------------|
| $F_{\text{GPIO}}$  | GPIO Operating Frequency                     | 0   | —   | 12  | MHz   | Normal Strong Mode            |
| $T_{\text{RiseF}}$ | Rise Time, Normal Strong Mode, Cload = 50 pF | 3   | —   | 18  | ns    | Vdd = 4.5 to 5.25V, 10% - 90% |
| $T_{\text{FallF}}$ | Fall Time, Normal Strong Mode, Cload = 50 pF | 2   | —   | 18  | ns    | Vdd = 4.5 to 5.25V, 10% - 90% |
| $T_{\text{RiseS}}$ | Rise Time, Slow Strong Mode, Cload = 50 pF   | 10  | 27  | —   | ns    | Vdd = 3 to 5.25V, 10% - 90%   |
| $T_{\text{FallS}}$ | Fall Time, Slow Strong Mode, Cload = 50 pF   | 10  | 22  | —   | ns    | Vdd = 3 to 5.25V, 10% - 90%   |

**Table 34. 2.7V AC GPIO Specifications**

| Symbol             | Description                                  | Min | Typ | Max | Units | Notes                        |
|--------------------|----------------------------------------------|-----|-----|-----|-------|------------------------------|
| $F_{\text{GPIO}}$  | GPIO Operating Frequency                     | 0   | —   | 3   | MHz   | Normal Strong Mode           |
| $T_{\text{RiseF}}$ | Rise Time, Normal Strong Mode, Cload = 50 pF | 6   | —   | 50  | ns    | Vdd = 2.4 to 3.0V, 10% - 90% |
| $T_{\text{FallF}}$ | Fall Time, Normal Strong Mode, Cload = 50 pF | 6   | —   | 50  | ns    | Vdd = 2.4 to 3.0V, 10% - 90% |
| $T_{\text{RiseS}}$ | Rise Time, Slow Strong Mode, Cload = 50 pF   | 18  | 40  | 120 | ns    | Vdd = 2.4 to 3.0V, 10% - 90% |
| $T_{\text{FallS}}$ | Fall Time, Slow Strong Mode, Cload = 50 pF   | 18  | 40  | 120 | ns    | Vdd = 2.4 to 3.0V, 10% - 90% |

**Figure 19. GPIO Timing Diagram**



### AC Operational Amplifier Specifications

The following tables list the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , 3.0V to 3.6V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , or 2.4V to 3.0V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , respectively. Typical parameters apply to 5V, 3.3V, and 2.7V at  $25^{\circ}\text{C}$  and are for design guidance only.

Settling times, slew rates, and gain bandwidth are based on the Analog Continuous Time PSoC block.

Power = High and Opamp Bias = High is not supported at 3.3V and 2.7V.

**Table 35. 5V AC Operational Amplifier Specifications**

| Symbol     | Description                                                                                 | Min  | Typ | Max  | Units            |
|------------|---------------------------------------------------------------------------------------------|------|-----|------|------------------|
| $T_{ROA}$  | Rising Settling Time from 80% of $\Delta V$ to 0.1% of $\Delta V$ (10 pF load, Unity Gain)  |      |     |      |                  |
|            | Power = Low, Opamp Bias = Low                                                               | —    | —   | 3.9  | $\mu\text{s}$    |
|            | Power = Medium, Opamp Bias = High                                                           | —    | —   | 0.72 | $\mu\text{s}$    |
|            | Power = High, Opamp Bias = High                                                             | —    | —   | 0.62 | $\mu\text{s}$    |
| $T_{SOA}$  | Falling Settling Time from 20% of $\Delta V$ to 0.1% of $\Delta V$ (10 pF load, Unity Gain) |      |     |      |                  |
|            | Power = Low, Opamp Bias = Low                                                               | —    | —   | 5.9  | $\mu\text{s}$    |
|            | Power = Medium, Opamp Bias = High                                                           | —    | —   | 0.92 | $\mu\text{s}$    |
|            | Power = High, Opamp Bias = High                                                             | —    | —   | 0.72 | $\mu\text{s}$    |
| $SR_{ROA}$ | Rising Slew Rate (20% to 80%) (10 pF load, Unity Gain)                                      |      |     |      |                  |
|            | Power = Low, Opamp Bias = Low                                                               | 0.15 | —   | —    | V/ $\mu\text{s}$ |
|            | Power = Medium, Opamp Bias = High                                                           | 1.7  | —   | —    | V/ $\mu\text{s}$ |
|            | Power = High, Opamp Bias = High                                                             | 6.5  | —   | —    | V/ $\mu\text{s}$ |
| $SR_{FOA}$ | Falling Slew Rate (20% to 80%) (10 pF load, Unity Gain)                                     |      |     |      |                  |
|            | Power = Low, Opamp Bias = Low                                                               | 0.01 | —   | —    | V/ $\mu\text{s}$ |
|            | Power = Medium, Opamp Bias = High                                                           | 0.5  | —   | —    | V/ $\mu\text{s}$ |
|            | Power = High, Opamp Bias = High                                                             | 4.0  | —   | —    | V/ $\mu\text{s}$ |
| $BW_{OA}$  | Gain Bandwidth Product                                                                      |      |     |      |                  |
|            | Power = Low, Opamp Bias = Low                                                               | 0.75 | —   | —    | MHz              |
|            | Power = Medium, Opamp Bias = High                                                           | 3.1  | —   | —    | MHz              |
|            | Power = High, Opamp Bias = High                                                             | 5.4  | —   | —    | MHz              |
| $E_{NOA}$  | Noise at 1 kHz (Power = Medium, Opamp Bias = High)                                          | —    | 100 | —    | nV/rt-Hz         |

**Table 36. 3.3V AC Operational Amplifier Specifications**


| Symbol     | Description                                                                                 | Min  | Typ | Max  | Units            |
|------------|---------------------------------------------------------------------------------------------|------|-----|------|------------------|
| $T_{ROA}$  | Rising Settling Time from 80% of $\Delta V$ to 0.1% of $\Delta V$ (10 pF load, Unity Gain)  |      |     |      |                  |
|            | Power = Low, Opamp Bias = Low                                                               | —    | —   | 3.92 | $\mu\text{s}$    |
|            | Power = Medium, Opamp Bias = High                                                           | —    | —   | 0.72 | $\mu\text{s}$    |
|            |                                                                                             |      |     |      |                  |
| $T_{SOA}$  | Falling Settling Time from 20% of $\Delta V$ to 0.1% of $\Delta V$ (10 pF load, Unity Gain) |      |     |      |                  |
|            | Power = Low, Opamp Bias = Low                                                               | —    | —   | 5.41 | $\mu\text{s}$    |
|            | Power = Medium, Opamp Bias = High                                                           | —    | —   | 0.72 | $\mu\text{s}$    |
|            |                                                                                             |      |     |      |                  |
| $SR_{ROA}$ | Rising Slew Rate (20% to 80%) (10 pF load, Unity Gain)                                      |      |     |      |                  |
|            | Power = Low, Opamp Bias = Low                                                               | 0.31 | —   | —    | V/ $\mu\text{s}$ |
|            | Power = Medium, Opamp Bias = High                                                           | 2.7  | —   | —    | V/ $\mu\text{s}$ |
|            |                                                                                             |      |     |      |                  |
| $SR_{FOA}$ | Falling Slew Rate (20% to 80%) (10 pF load, Unity Gain)                                     |      |     |      |                  |
|            | Power = Low, Opamp Bias = Low                                                               | 0.24 | —   | —    | V/ $\mu\text{s}$ |
|            | Power = Medium, Opamp Bias = High                                                           | 1.8  | —   | —    | V/ $\mu\text{s}$ |
|            |                                                                                             |      |     |      |                  |
| $BW_{OA}$  | Gain Bandwidth Product                                                                      |      |     |      |                  |
|            | Power = Low, Opamp Bias = Low                                                               | 0.67 | —   | —    | MHz              |
|            | Power = Medium, Opamp Bias = High                                                           | 2.8  | —   | —    | MHz              |
|            |                                                                                             |      |     |      |                  |
| $E_{NOA}$  | Noise at 1 kHz (Power = Medium, Opamp Bias = High)                                          | —    | 100 | —    | nV/rt-Hz         |

**Table 37. 2.7V AC Operational Amplifier Specifications**

| Symbol     | Description                                                                                                                                                          | Min  | Typ | Max  | Units      |
|------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------|------|-----|------|------------|
| $T_{ROA}$  | Rising Settling Time from 80% of $\Delta V$ to 0.1% of $\Delta V$<br>(10 pF load, Unity Gain)<br>Power = Low, Opamp Bias = Low<br>Power = Medium, Opamp Bias = High  | –    | –   | 3.92 | $\mu s$    |
|            |                                                                                                                                                                      | –    | –   | 0.72 | $\mu s$    |
| $T_{SOA}$  | Falling Settling Time from 20% of $\Delta V$ to 0.1% of $\Delta V$<br>(10 pF load, Unity Gain)<br>Power = Low, Opamp Bias = Low<br>Power = Medium, Opamp Bias = High | –    | –   | 5.41 | $\mu s$    |
|            |                                                                                                                                                                      | –    | –   | 0.72 | $\mu s$    |
| $SR_{ROA}$ | Rising Slew Rate (20% to 80%) (10 pF load, Unity Gain)<br>Power = Low, Opamp Bias = Low<br>Power = Medium, Opamp Bias = High                                         | 0.31 | –   | –    | V/ $\mu s$ |
|            |                                                                                                                                                                      | 2.7  | –   | –    | V/ $\mu s$ |
| $SR_{FOA}$ | Falling Slew Rate (20% to 80%) (10 pF load, Unity Gain)<br>Power = Low, Opamp Bias = Low<br>Power = Medium, Opamp Bias = High                                        | 0.24 | –   | –    | V/ $\mu s$ |
|            |                                                                                                                                                                      | 1.8  | –   | –    | V/ $\mu s$ |
| $BW_{OA}$  | Gain Bandwidth Product<br>Power = Low, Opamp Bias = Low<br>Power = Medium, Opamp Bias = High                                                                         | 0.67 | –   | –    | MHz        |
|            |                                                                                                                                                                      | 2.8  | –   | –    | MHz        |
| $E_{NOA}$  | Noise at 1 kHz (Power = Medium, Opamp Bias = High)                                                                                                                   | –    | 100 | –    | nV/rt-Hz   |


When bypassed by a capacitor on P2[4], the noise of the analog ground signal distributed to each block is reduced by a factor of up to 5 (14 dB). This is at frequencies above the corner frequency defined by the on-chip 8.1k resistance and the external capacitor.

**Figure 20. Typical AGND Noise with P2[4] Bypass**



At low frequencies, the opamp noise is proportional to  $1/f$ , power independent, and determined by device geometry. At high frequencies, increased power level reduces the noise spectrum level.

**Figure 21. Typical Opamp Noise**



### AC Low Power Comparator Specifications

Table 38 lists the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , 3.0V to 3.6V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , or 2.4V to 3.0V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , respectively. Typical parameters apply to 5V at  $25^{\circ}\text{C}$  and are for design guidance only.

**Table 38. AC Low Power Comparator Specifications**

| Symbol     | Description       | Min | Typ | Max | Units         | Notes                                                               |
|------------|-------------------|-----|-----|-----|---------------|---------------------------------------------------------------------|
| $T_{RLPC}$ | LPC response time | —   | —   | 50  | $\mu\text{s}$ | $\geq 50$ mV overdrive comparator reference set within $V_{REFLPC}$ |

### AC Digital Block Specifications

The following tables list the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , 3.0V to 3.6V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , or 2.4V to 3.0V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , respectively. Typical parameters apply to 5V, 3.3V, and 2.7V at  $25^{\circ}\text{C}$  and are for design guidance only.

**Table 39. 5V and 3.3V AC Digital Block Specifications**

| Function          | Description                                                      | Min                | Typ | Max  | Units | Notes                                                   |
|-------------------|------------------------------------------------------------------|--------------------|-----|------|-------|---------------------------------------------------------|
| Timer             | Capture Pulse Width                                              | 50 <sup>[17]</sup> | —   | —    | ns    |                                                         |
|                   | Maximum Frequency, No Capture                                    | —                  | —   | 49.2 | MHz   | 4.75V < Vdd < 5.25V                                     |
|                   | Maximum Frequency, With Capture                                  | —                  | —   | 24.6 | MHz   |                                                         |
| Counter           | Enable Pulse Width                                               | 50 <sup>[17]</sup> | —   | —    | ns    |                                                         |
|                   | Maximum Frequency, No Enable Input                               | —                  | —   | 49.2 | MHz   | 4.75V < Vdd < 5.25V                                     |
|                   | Maximum Frequency, Enable Input                                  | —                  | —   | 24.6 | MHz   |                                                         |
| Dead Band         | Kill Pulse Width:                                                |                    |     |      |       |                                                         |
|                   | Asynchronous Restart Mode                                        | 20                 | —   | —    | ns    |                                                         |
|                   | Synchronous Restart Mode                                         | 50 <sup>[17]</sup> | —   | —    | ns    |                                                         |
|                   | Disable Mode                                                     | 50 <sup>[17]</sup> | —   | —    | ns    |                                                         |
|                   | Maximum Frequency                                                | —                  | —   | 49.2 | MHz   | 4.75V < Vdd < 5.25V                                     |
| CRCPRS (PRS Mode) | Maximum Input Clock Frequency                                    | —                  | —   | 49.2 | MHz   | 4.75V < Vdd < 5.25V                                     |
| CRCPRS (CRC Mode) | Maximum Input Clock Frequency                                    | —                  | —   | 24.6 | MHz   |                                                         |
| SPIM              | Maximum Input Clock Frequency                                    | —                  | —   | 8.2  | MHz   | Maximum data rate at 4.1 MHz due to 2 x over clocking.  |
| SPIS              | Maximum Input Clock Frequency                                    | —                  | —   | 4.1  | ns    |                                                         |
|                   | Width of SS_ Negated Between Transmissions                       | 50 <sup>[17]</sup> | —   | —    | ns    |                                                         |
| Transmitter       | Maximum Input Clock Frequency                                    | —                  | —   | 24.6 | MHz   | Maximum data rate at 3.08 MHz due to 8 x over clocking. |
|                   | Maximum Input Clock Frequency with Vdd $\geq$ 4.75V, 2 Stop Bits | —                  | —   | 49.2 | MHz   | Maximum data rate at 6.15 MHz due to 8 x over clocking. |
| Receiver          | Maximum Input Clock Frequency                                    | —                  | —   | 24.6 | MHz   | Maximum data rate at 3.08 MHz due to 8 x over clocking. |
|                   | Maximum Input Clock Frequency with Vdd $\geq$ 4.75V, 2 Stop Bits | —                  | —   | 49.2 | MHz   | Maximum data rate at 6.15 MHz due to 8 x over clocking. |

#### Note

17. 50 ns minimum input pulse width is based on the input synchronizers running at 24 MHz (42 ns nominal period).

**Table 40. 2.7V AC Digital Block Specifications**

| Function          | Description                                | Min                 | Typ | Max  | Units | Notes                                                   |
|-------------------|--------------------------------------------|---------------------|-----|------|-------|---------------------------------------------------------|
| All Functions     | Maximum Block Clocking Frequency           |                     |     | 12.7 | MHz   | 2.4V < Vdd < 3.0V                                       |
| Timer             | Capture Pulse Width                        | 100 <sup>[18]</sup> | –   | –    | ns    |                                                         |
|                   | Maximum Frequency, With or Without Capture | –                   | –   | 12.7 | MHz   |                                                         |
| Counter           | Enable Pulse Width                         | 100 <sup>[18]</sup> | –   | –    | ns    |                                                         |
|                   | Maximum Frequency, No Enable Input         | –                   | –   | 12.7 | MHz   |                                                         |
|                   | Maximum Frequency, Enable Input            | –                   | –   | 12.7 | MHz   |                                                         |
| Dead Band         | Kill Pulse Width:                          |                     |     |      |       |                                                         |
|                   | Asynchronous Restart Mode                  | 20                  | –   | –    | ns    |                                                         |
|                   | Synchronous Restart Mode                   | 100 <sup>[18]</sup> | –   | –    | ns    |                                                         |
|                   | Disable Mode                               | 100 <sup>[18]</sup> | –   | –    | ns    |                                                         |
|                   | Maximum Frequency                          | –                   | –   | 12.7 | MHz   |                                                         |
| CRCPRS (PRS Mode) | Maximum Input Clock Frequency              | –                   | –   | 12.7 | MHz   |                                                         |
| CRCPRS (CRC Mode) | Maximum Input Clock Frequency              | –                   | –   | 12.7 | MHz   |                                                         |
| SPIM              | Maximum Input Clock Frequency              | –                   | –   | 6.35 | MHz   | Maximum data rate at 3.17 MHz due to 2 x over clocking. |
| SPIS              | Maximum Input Clock Frequency              | –                   | –   | 4.23 | ns    |                                                         |
|                   | Width of SS_ Negated Between Transmissions | 100 <sup>[18]</sup> | –   | –    | ns    |                                                         |
| Transmitter       | Maximum Input Clock Frequency              | –                   | –   | 12.7 | MHz   | Maximum data rate at 1.59 MHz due to 8 x over clocking. |
| Receiver          | Maximum Input Clock Frequency              | –                   | –   | 12.7 | MHz   | Maximum data rate at 1.59 MHz due to 8 x over clocking. |

**Note**

18. 50 ns minimum input pulse width is based on the input synchronizers running at 12 MHz (84 ns nominal period).

### AC Analog Output Buffer Specifications

The following tables list the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , 3.0V to 3.6V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , or 2.4V to 3.0V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , respectively. Typical parameters apply to 5V, 3.3V, and 2.7V at  $25^{\circ}\text{C}$  and are for design guidance only.

**Table 41. 5V AC Analog Output Buffer Specifications**

| Symbol            | Description                                                                                            | Min  | Typ | Max | Units                  |
|-------------------|--------------------------------------------------------------------------------------------------------|------|-----|-----|------------------------|
| $T_{\text{ROB}}$  | Rising Settling Time to 0.1%, 1V Step, 100 pF Load<br>Power = Low<br>Power = High                      | —    | —   | 2.5 | $\mu\text{s}$          |
|                   |                                                                                                        | —    | —   | 2.5 | $\mu\text{s}$          |
| $T_{\text{SOB}}$  | Falling Settling Time to 0.1%, 1V Step, 100 pF Load<br>Power = Low<br>Power = High                     | —    | —   | 2.2 | $\mu\text{s}$          |
|                   |                                                                                                        | —    | —   | 2.2 | $\mu\text{s}$          |
| $SR_{\text{ROB}}$ | Rising Slew Rate (20% to 80%), 1V Step, 100 pF Load<br>Power = Low<br>Power = High                     | 0.65 | —   | —   | $\text{V}/\mu\text{s}$ |
|                   |                                                                                                        | 0.65 | —   | —   | $\text{V}/\mu\text{s}$ |
| $SR_{\text{FOB}}$ | Falling Slew Rate (80% to 20%), 1V Step, 100 pF Load<br>Power = Low<br>Power = High                    | 0.65 | —   | —   | $\text{V}/\mu\text{s}$ |
|                   |                                                                                                        | 0.65 | —   | —   | $\text{V}/\mu\text{s}$ |
| $BW_{\text{OB}}$  | Small Signal Bandwidth, $20\text{mV}_{\text{pp}}$ , 3dB BW, 100 pF Load<br>Power = Low<br>Power = High | 0.8  | —   | —   | MHz                    |
|                   |                                                                                                        | 0.8  | —   | —   | MHz                    |
| $BW_{\text{OB}}$  | Large Signal Bandwidth, $1\text{V}_{\text{pp}}$ , 3dB BW, 100 pF Load<br>Power = Low<br>Power = High   | 300  | —   | —   | kHz                    |
|                   |                                                                                                        | 300  | —   | —   | kHz                    |

**Table 42. 3.3V AC Analog Output Buffer Specifications**

| Symbol            | Description                                                                                            | Min | Typ | Max | Units                  |
|-------------------|--------------------------------------------------------------------------------------------------------|-----|-----|-----|------------------------|
| $T_{\text{ROB}}$  | Rising Settling Time to 0.1%, 1V Step, 100 pF Load<br>Power = Low<br>Power = High                      | —   | —   | 3.8 | $\mu\text{s}$          |
|                   |                                                                                                        | —   | —   | 3.8 | $\mu\text{s}$          |
| $T_{\text{SOB}}$  | Falling Settling Time to 0.1%, 1V Step, 100 pF Load<br>Power = Low<br>Power = High                     | —   | —   | 2.6 | $\mu\text{s}$          |
|                   |                                                                                                        | —   | —   | 2.6 | $\mu\text{s}$          |
| $SR_{\text{ROB}}$ | Rising Slew Rate (20% to 80%), 1V Step, 100 pF Load<br>Power = Low<br>Power = High                     | 0.5 | —   | —   | $\text{V}/\mu\text{s}$ |
|                   |                                                                                                        | 0.5 | —   | —   | $\text{V}/\mu\text{s}$ |
| $SR_{\text{FOB}}$ | Falling Slew Rate (80% to 20%), 1V Step, 100 pF Load<br>Power = Low<br>Power = High                    | 0.5 | —   | —   | $\text{V}/\mu\text{s}$ |
|                   |                                                                                                        | 0.5 | —   | —   | $\text{V}/\mu\text{s}$ |
| $BW_{\text{OB}}$  | Small Signal Bandwidth, $20\text{mV}_{\text{pp}}$ , 3dB BW, 100 pF Load<br>Power = Low<br>Power = High | 0.7 | —   | —   | MHz                    |
|                   |                                                                                                        | 0.7 | —   | —   | MHz                    |
| $BW_{\text{OB}}$  | Large Signal Bandwidth, $1\text{V}_{\text{pp}}$ , 3dB BW, 100 pF Load<br>Power = Low<br>Power = High   | 200 | —   | —   | kHz                    |
|                   |                                                                                                        | 200 | —   | —   | kHz                    |

**Table 43. 2.7V AC Analog Output Buffer Specifications**

| Symbol            | Description                                                                                     | Min | Typ | Max | Units |
|-------------------|-------------------------------------------------------------------------------------------------|-----|-----|-----|-------|
| T <sub>ROB</sub>  | Rising Settling Time to 0.1%, 1V Step, 100 pF Load<br>Power = Low<br>Power = High               | —   | —   | 4   | μs    |
|                   |                                                                                                 | —   | —   | 4   | μs    |
| T <sub>SOB</sub>  | Falling Settling Time to 0.1%, 1V Step, 100 pF Load<br>Power = Low<br>Power = High              | —   | —   | 3   | μs    |
|                   |                                                                                                 | —   | —   | 3   | μs    |
| SR <sub>ROB</sub> | Rising Slew Rate (20% to 80%), 1V Step, 100 pF Load<br>Power = Low<br>Power = High              | 0.4 | —   | —   | V/μs  |
|                   |                                                                                                 | 0.4 | —   | —   | V/μs  |
| SR <sub>FOB</sub> | Falling Slew Rate (80% to 20%), 1V Step, 100 pF Load<br>Power = Low<br>Power = High             | 0.4 | —   | —   | V/μs  |
|                   |                                                                                                 | 0.4 | —   | —   | V/μs  |
| BW <sub>OB</sub>  | Small Signal Bandwidth, 20mV <sub>pp</sub> , 3dB BW, 100 pF Load<br>Power = Low<br>Power = High | 0.6 | —   | —   | MHz   |
|                   |                                                                                                 | 0.6 | —   | —   | MHz   |
| BW <sub>OB</sub>  | Large Signal Bandwidth, 1V <sub>pp</sub> , 3dB BW, 100 pF Load<br>Power = Low<br>Power = High   | 180 | —   | —   | kHz   |
|                   |                                                                                                 | 180 | —   | —   | kHz   |

#### AC External Clock Specifications

The following tables list the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , 3.0V to 3.6V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , or 2.4V to 3.0V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , respectively. Typical parameters apply to 5V, 3.3V, and 2.7V at 25°C and are for design guidance only.

**Table 44. 5V AC External Clock Specifications**

| Symbol              | Description            | Min   | Typ | Max  | Units |
|---------------------|------------------------|-------|-----|------|-------|
| F <sub>OSCEXT</sub> | Frequency              | 0.093 | —   | 24.6 | MHz   |
| —                   | High Period            | 20.6  | —   | 5300 | ns    |
| —                   | Low Period             | 20.6  | —   | —    | ns    |
| —                   | Power Up IMO to Switch | 150   | —   | —    | μs    |

**Table 45. 3.3V AC External Clock Specifications**

| Symbol              | Description                                                     | Min   | Typ | Max  | Units |
|---------------------|-----------------------------------------------------------------|-------|-----|------|-------|
| F <sub>OSCEXT</sub> | Frequency with CPU Clock divide by 1 <sup>[19]</sup>            | 0.093 | —   | 12.3 | MHz   |
| F <sub>OSCEXT</sub> | Frequency with CPU Clock divide by 2 or greater <sup>[20]</sup> | 0.186 | —   | 24.6 | MHz   |
| —                   | High Period with CPU Clock divide by 1                          | 41.7  | —   | 5300 | ns    |
| —                   | Low Period with CPU Clock divide by 1                           | 41.7  | —   | —    | ns    |
| —                   | Power Up IMO to Switch                                          | 150   | —   | —    | μs    |

#### Notes

19. Maximum CPU frequency is 12 MHz at 3.3V. With the CPU clock divider set to 1, the external clock must adhere to the maximum frequency and duty cycle requirements.

20. If the frequency of the external clock is greater than 12 MHz, the CPU clock divider must be set to 2 or greater. In this case, the CPU clock divider ensures that the fifty percent duty cycle requirement is met

**Table 46. 2.7V AC External Clock Specifications**

| Symbol              | Description                                                     | Min   | Typ | Max  | Units |
|---------------------|-----------------------------------------------------------------|-------|-----|------|-------|
| F <sub>OSCEXT</sub> | Frequency with CPU Clock divide by 1 <sup>[21]</sup>            | 0.093 | —   | 12.3 | MHz   |
| F <sub>OSCEXT</sub> | Frequency with CPU Clock divide by 2 or greater <sup>[22]</sup> | 0.186 | —   | 12.3 | MHz   |
| —                   | High Period with CPU Clock divide by 1                          | 41.7  | —   | 5300 | ns    |
| —                   | Low Period with CPU Clock divide by 1                           | 41.7  | —   | —    | ns    |
| —                   | Power Up IMO to Switch                                          | 150   | —   | —    | μs    |

#### AC Programming Specifications

Table 47 lists the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40°C ≤ T<sub>A</sub> ≤ 85°C, 3.0V to 3.6V and -40°C ≤ T<sub>A</sub> ≤ 85°C, or 2.4V to 3.0V and -40°C ≤ T<sub>A</sub> ≤ 85°C, respectively. Typical parameters apply to 5V, 3.3V, and 2.7V at 25°C and are for design guidance only.

**Table 47. AC Programming Specifications**

| Symbol              | Description                              | Min | Typ | Max | Units | Notes                       |
|---------------------|------------------------------------------|-----|-----|-----|-------|-----------------------------|
| T <sub>RSCLK</sub>  | Rise Time of SCLK                        | 1   | —   | 20  | ns    |                             |
| T <sub>FSCLK</sub>  | Fall Time of SCLK                        | 1   | —   | 20  | ns    |                             |
| T <sub>SSCLK</sub>  | Data Setup Time to Falling Edge of SCLK  | 40  | —   | —   | ns    |                             |
| T <sub>HSCLK</sub>  | Data Hold Time from Falling Edge of SCLK | 40  | —   | —   | ns    |                             |
| F <sub>SCLK</sub>   | Frequency of SCLK                        | 0   | —   | 8   | MHz   |                             |
| T <sub>ERASEB</sub> | Flash Erase Time (Block)                 | —   | 20  | —   | ms    |                             |
| T <sub>WRITE</sub>  | Flash Block Write Time                   | —   | 20  | —   | ms    |                             |
| T <sub>DSCLK</sub>  | Data Out Delay from Falling Edge of SCLK | —   | —   | 45  | ns    | V <sub>dd</sub> > 3.6       |
| T <sub>DSCLK3</sub> | Data Out Delay from Falling Edge of SCLK | —   | —   | 50  | ns    | 3.0 ≤ V <sub>dd</sub> ≤ 3.6 |
| T <sub>DSCLK2</sub> | Data Out Delay from Falling Edge of SCLK | —   | —   | 70  | ns    | 2.4 ≤ V <sub>dd</sub> ≤ 3.0 |

#### AC I<sup>2</sup>C Specifications

The following tables list the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40°C ≤ T<sub>A</sub> ≤ 85°C, 3.0V to 3.6V and -40°C ≤ T<sub>A</sub> ≤ 85°C, or 2.4V to 3.0V and -40°C ≤ T<sub>A</sub> ≤ 85°C, respectively. Typical parameters apply to 5V, 3.3V, and 2.7V at 25°C and are for design guidance only.

**Table 48. AC Characteristics of the I<sup>2</sup>C SDA and SCL Pins for V<sub>dd</sub> > 3.0V**

| Symbol                 | Description                                                                                  | Standard Mode |     | Fast Mode           |     | Units |
|------------------------|----------------------------------------------------------------------------------------------|---------------|-----|---------------------|-----|-------|
|                        |                                                                                              | Min           | Max | Min                 | Max |       |
| F <sub>SCL I2C</sub>   | SCL Clock Frequency                                                                          | 0             | 100 | 0                   | 400 | kHz   |
| T <sub>HDSTA I2C</sub> | Hold Time (repeated) START Condition. After this period, the first clock pulse is generated. | 4.0           | —   | 0.6                 | —   | μs    |
| T <sub>LOW I2C</sub>   | LOW Period of the SCL Clock                                                                  | 4.7           | —   | 1.3                 | —   | μs    |
| T <sub>HIGH I2C</sub>  | HIGH Period of the SCL Clock                                                                 | 4.0           | —   | 0.6                 | —   | μs    |
| T <sub>SUSTA I2C</sub> | Setup Time for a Repeated START Condition                                                    | 4.7           | —   | 0.6                 | —   | μs    |
| T <sub>HDDAT I2C</sub> | Data Hold Time                                                                               | 0             | —   | 0                   | —   | μs    |
| T <sub>SUDAT I2C</sub> | Data Setup Time                                                                              | 250           | —   | 100 <sup>[23]</sup> | —   | ns    |

#### Notes


21. Maximum CPU frequency is 12 MHz at 3.3V. With the CPU clock divider set to 1, the external clock must adhere to the maximum frequency and duty cycle requirements.
22. If the frequency of the external clock is greater than 12 MHz, the CPU clock divider must be set to 2 or greater. In this case, the CPU clock divider ensures that the fifty percent duty cycle requirement is met.
23. A Fast-Mode I<sup>2</sup>C-bus device can be used in a Standard-Mode I<sup>2</sup>C-bus system, but the requirement t<sub>SU,DAT</sub> ≤ 250 ns must then be met. This is automatically the case if the device does not stretch the LOW period of the SCL signal. If such device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line t<sub>rmax</sub> + t<sub>SU,DAT</sub> = 1000 + 250 = 1250 ns (according to the Standard-Mode I<sup>2</sup>C-bus specification) before the SCL line is released.

**Table 48. AC Characteristics of the I<sup>2</sup>C SDA and SCL Pins for Vdd > 3.0V (continued)**

| Symbol                | Description                                               | Standard Mode |     | Fast Mode |     | Units |
|-----------------------|-----------------------------------------------------------|---------------|-----|-----------|-----|-------|
|                       |                                                           | Min           | Max | Min       | Max |       |
| T <sub>SUSTOI2C</sub> | Setup Time for STOP Condition                             | 4.0           | –   | 0.6       | –   | μs    |
| T <sub>BUFI2C</sub>   | Bus Free Time Between a STOP and START Condition          | 4.7           | –   | 1.3       | –   | μs    |
| T <sub>SPI2C</sub>    | Pulse Width of spikes are suppressed by the input filter. | –             | –   | 0         | 50  | ns    |

**Table 49. AC Characteristics of the I<sup>2</sup>C SDA and SCL Pins for Vdd < 3.0V (Fast Mode Not Supported)**

| Symbol                | Description                                                                                  | Standard Mode |     | Fast Mode |     | Units |
|-----------------------|----------------------------------------------------------------------------------------------|---------------|-----|-----------|-----|-------|
|                       |                                                                                              | Min           | Max | Min       | Max |       |
| F <sub>SCLI2C</sub>   | SCL Clock Frequency                                                                          | 0             | 100 | –         | –   | kHz   |
| T <sub>HDSTAI2C</sub> | Hold Time (repeated) START Condition. After this period, the first clock pulse is generated. | 4.0           | –   | –         | –   | μs    |
| T <sub>LOWI2C</sub>   | LOW Period of the SCL Clock                                                                  | 4.7           | –   | –         | –   | μs    |
| T <sub>HIGHI2C</sub>  | HIGH Period of the SCL Clock                                                                 | 4.0           | –   | –         | –   | μs    |
| T <sub>SUSTAI2C</sub> | Setup Time for a Repeated START Condition                                                    | 4.7           | –   | –         | –   | μs    |
| T <sub>HDDATI2C</sub> | Data Hold Time                                                                               | 0             | –   | –         | –   | μs    |
| T <sub>SUDATI2C</sub> | Data Setup Time                                                                              | 250           | –   | –         | –   | ns    |
| T <sub>SUSTOI2C</sub> | Setup Time for STOP Condition                                                                | 4.0           | –   | –         | –   | μs    |
| T <sub>BUFI2C</sub>   | Bus Free Time Between a STOP and START Condition                                             | 4.7           | –   | –         | –   | μs    |
| T <sub>SPI2C</sub>    | Pulse Width of spikes are suppressed by the input filter                                     | –             | –   | –         | –   | ns    |

**Figure 22. Definition for Timing for Fast/Standard Mode on the I<sup>2</sup>C Bus**



## Packaging Information

This section illustrates the packaging specifications for the CY8C24x23A PSoC device, along with the thermal impedances for each package and the typical package capacitance on crystal pins.

**Important Note** Emulation tools may require a larger area on the target PCB than the chip's footprint. For a detailed description of the emulation tools' dimensions, refer to the document titled *PSoC Emulator Pod Dimensions* at <http://www.cypress.com/design/MR10161>.


## Packaging Dimensions

**Figure 23. 8-Pin (300-Mil) PDIP**




51-85075 \*A


**Figure 24. 8-Pin (150-Mil) SOIC**



**Figure 25. 20-Pin (300-Mil) Molded DIP**




**Figure 26. 20-Pin (210-Mil) SSOP**




51-85077 °C

**Figure 27. 20-Pin (300-Mil) Molded SOIC**




51-85024 °C


**Figure 28. 28-Pin (300-Mil) Molded DIP**




**Figure 29. 28-Pin (210-Mil) SSOP**




**Figure 30. 28-Pin (300-Mil) Molded SOIC**



**Figure 31. 32-Pin (5x5 mm) QFN**



**Figure 32. 32-Pin Sawn QFN Package**




**NOTES:**

1.  HATCH AREA IS SOLDERABLE EXPOSED PAD
2. BASED ON REF JEDEC # MO-220
3. PACKAGE WEIGHT: 0.058g
4. DIMENSIONS ARE IN MILLIMETERS

001-30999 \*A

**Important Note** For information on the preferred dimensions for mounting QFN packages, see the following application note at [http://www.amkor.com/products/notes\\_papers/MLFAppNote.pdf](http://www.amkor.com/products/notes_papers/MLFAppNote.pdf).

**Figure 33. 56-Pin (300-Mil) SSOP**



## Thermal Impedances

**Table 50. Thermal Impedances per Package**

| Package | Typical $\theta_{JA}$ <sup>[24]</sup> |
|---------|---------------------------------------|
| 8 PDIP  | 123°C/W                               |
| 8 SOIC  | 185°C/W                               |
| 20 PDIP | 109°C/W                               |
| 20 SSOP | 117 °C/W                              |
| 20 SOIC | 81°C/W                                |
| 28 PDIP | 69 °C/W                               |
| 28 SSOP | 101°C/W                               |
| 28 SOIC | 74 °C/W                               |
| 32 QFN  | 22°C/W                                |

## Capacitance on Crystal Pins

**Table 51. Typical Package Capacitance on Crystal Pins**

| Package | Package Capacitance |
|---------|---------------------|
| 8 PDIP  | 2.8 pF              |
| 8 SOIC  | 2.0 pF              |
| 20 PDIP | 3.0 pF              |
| 20 SSOP | 2.6 pF              |
| 20 SOIC | 2.5 pF              |
| 28 PDIP | 3.5 pF              |
| 28 SSOP | 2.8 pF              |
| 28 SOIC | 2.7 pF              |
| 32 QFN  | 2.0 pF              |

## Solder Reflow Peak Temperature

The following table lists the minimum solder reflow peak temperatures to achieve good solderability.

**Table 52. Solder Reflow Peak Temperature**

| Package | Minimum Peak Temperature <sup>[25]</sup> | Maximum Peak Temperature |
|---------|------------------------------------------|--------------------------|
| 8 PDIP  | 240°C                                    | 260°C                    |
| 8 SOIC  | 240°C                                    | 260°C                    |
| 20 PDIP | 240°C                                    | 260°C                    |
| 20 SSOP | 240°C                                    | 260°C                    |
| 20 SOIC | 220°C                                    | 260°C                    |
| 28 PDIP | 240°C                                    | 260°C                    |
| 28 SSOP | 240°C                                    | 260°C                    |
| 28 SOIC | 220°C                                    | 260°C                    |
| 32 QFN  | 240°C                                    | 260°C                    |

### Notes

24.  $T_J = T_A + \text{POWER} \times \theta_{JA}$

25. Higher temperatures may be required based on the solder melting point. Typical temperatures for solder are 220 ± 5°C with Sn-Pb or 245 ± 5°C with Sn-Ag-Cu paste. Refer to the solder manufacturer specifications.

## Development Tool Selection

This section presents the development tools available for all current PSoC device families including the CY8C24x23A family.

### Software

#### *PSoC Designer™*

At the core of the PSoC development software suite is PSoC Designer. Used by thousands of PSoC developers, this robust software has been facilitating PSoC designs for half a decade. PSoC Designer is available free of charge at <http://www.cypress.com> under DESIGN RESOURCES >> Software and Drivers.

#### *PSoC Programmer*

Flexible enough to be used on the bench in development, yet suitable for factory programming, PSoC Programmer works either as a standalone programming application or it can operate directly from PSoC Designer or PSoC Express. PSoC Programmer software is compatible with both PSoC ICE-Cube In-Circuit Emulator and PSoC MiniProg. PSoC programmer is available free of charge at <http://www.cypress.com/psocprogrammer>.

#### *C Compilers*

PSoC Designer comes with a free HI-TECH C Lite C compiler. The HI-TECH C Lite compiler is free, supports all PSoC devices, integrates fully with PSoC Designer and PSoC Express, and runs on Windows versions up to 32-bit Vista. Compilers with additional features are available at additional cost from their manufactures.

- HI-TECH C PRO for the PSoC is available from <http://www.htsoft.com>.
- ImageCraft Cypress Edition Compiler is available from <http://www.imagecraft.com>.

### Development Kits

All development kits can be purchased from the Cypress Online Store.

#### *CY3215-DK Basic Development Kit*

The CY3215-DK is for prototyping and development with PSoC Designer. This kit supports in-circuit emulation and the software interface allows users to run, halt, and single step the processor and view the content of specific memory locations. Advance emulation features also supported through PSoC Designer. The kit includes:

- PSoC Designer Software CD
- ICE-Cube In-Circuit Emulator
- ICE Flex-Pod for CY8C29x66 Family
- Cat-5 Adapter
- Mini-Eval Programming Board
- 110 ~ 240V Power Supply, Euro-Plug Adapter

- iMAGEcraft C Compiler (Registration Required)
- ISSP Cable
- USB 2.0 Cable and Blue Cat-5 Cable
- 2 CY8C29466-24PXI 28-PDIP Chip Samples

#### *CY3210-ExpressDK PSoC Express Development Kit*

The CY3210-ExpressDK is for advanced prototyping and development with PSoC Express (may be used with ICE-Cube In-Circuit Emulator). It provides access to I<sup>2</sup>C buses, voltage reference, switches, upgradeable modules and more. The kit includes:

- PSoC Express Software CD
- Express Development Board
- 4 Fan Modules
- 2 Proto Modules
- MiniProg In-System Serial Programmer
- MiniEval PCB Evaluation Board
- Jumper Wire Kit
- USB 2.0 Cable
- Serial Cable (DB9)
- 110 ~ 240V Power Supply, Euro-Plug Adapter
- 2 CY8C24423A-24PXI 28-PDIP Chip Samples
- 2 CY8C27443-24PXI 28-PDIP Chip Samples
- 2 CY8C29466-24PXI 28-PDIP Chip Samples

### Evaluation Tools

All evaluation tools can be purchased from the Cypress Online Store.

#### *CY3210-MiniProg1*

The CY3210-MiniProg1 kit allows a user to program PSoC devices through the MiniProg1 programming unit. The MiniProg is a small, compact prototyping programmer that connects to the PC through a provided USB 2.0 cable. The kit includes:

- MiniProg Programming Unit
- MiniEval Socket Programming and Evaluation Board
- 28-Pin CY8C29466-24PXI PDIP PSoC Device Sample
- 28-Pin CY8C27443-24PXI PDIP PSoC Device Sample
- PSoC Designer Software CD
- Getting Started Guide
- USB 2.0 Cable

#### CY3210-PSoCEval1

The CY3210-PSoCEval1 kit features an evaluation board and the MiniProg1 programming unit. The evaluation board includes an LCD module, potentiometer, LEDs, and plenty of bread-boarding space to meet all of your evaluation needs. The kit includes:

- Evaluation Board with LCD Module
- MiniProg Programming Unit
- 28-Pin CY8C29466-24PXI PDIP PSoC Device Sample (2)
- PSoC Designer Software CD
- Getting Started Guide
- USB 2.0 Cable

#### CY3214-PSoCEvalUSB

The CY3214-PSoCEvalUSB evaluation kit features a development board for the CY8C24794-24LFXI PSoC device. Special features of the board include both USB and capacitive sensing development and debugging support. This evaluation board also includes an LCD module, potentiometer, LEDs, an enunciator and plenty of bread boarding space to meet all of your evaluation needs. The kit includes:

- PSoCEvalUSB Board
- LCD Module
- MiniProg Programming Unit
- Mini USB Cable
- PSoC Designer and Example Projects CD
- Getting Started Guide
- Wire Pack

### Accessories (Emulation and Programming)

**Table 53. Emulation and Programming Accessories**

| Part #            | Pin Package | Flex-Pod Kit <sup>[26]</sup> | Foot Kit <sup>[27]</sup>                                                                                                                                       | Adapter <sup>[28]</sup>                                                                       |
|-------------------|-------------|------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------|
| All non-QFN       | All non QFN | CY3250-24X23A                | CY3250-8DIP-FK,<br>CY3250-8SOIC-FK,<br>CY3250-20DIP-FK,<br>CY3250-20SOIC-FK,<br>CY3250-20SSOP-FK,<br>CY3250-28DIP-FK,<br>CY3250-28SOIC-FK,<br>CY3250-28SSOP-FK | Adapters can be found at<br><a href="http://www.emulation.com">http://www.emulation.com</a> . |
| CY8C24423A-24LFXI | 32 QFN      | CY3250-24X23AQFN             | CY3250-32QFN-FK                                                                                                                                                |                                                                                               |

#### Third Party Tools

Several tools have been specially designed by the following 3rd-party vendors to accompany PSoC devices during development and production. Specific details for each of these tools can be found at <http://www.cypress.com> under DESIGN RESOURCES >> Evaluation Boards.

#### Device Programmers

All device programmers can be purchased from the Cypress Online Store.

##### CY3216 Modular Programmer

The CY3216 Modular Programmer kit features a modular programmer and the MiniProg1 programming unit. The modular programmer includes three programming module cards and supports multiple Cypress products. The kit includes:

- Modular Programmer Base
- 3 Programming Module Cards
- MiniProg Programming Unit
- PSoC Designer Software CD
- Getting Started Guide
- USB 2.0 Cable

##### CY3207ISSP In-System Serial Programmer (ISSP)

The CY3207ISSP is a production programmer. It includes protection circuitry and an industrial case that is more robust than the MiniProg in a production-programming environment.

**Note** CY3207ISSP needs special software and is not compatible with PSoC Programmer. The kit includes:

- CY3207 Programmer Unit
- PSoC ISSP Software CD
- 110 ~ 240V Power Supply, Euro-Plug Adapter
- USB 2.0 Cable

#### Build a PSoC Emulator into Your Board

For details on how to emulate your circuit before going to volume production using an on-chip debug (OCD) non-production PSoC device, see application note [AN2323](#) "Debugging - Build a PSoC Emulator into Your Board".

#### Notes

26. Flex-Pod kit includes a practice flex-pod and a practice PCB, in addition to two flex-pods.

27. Foot kit includes surface mount feet that can be soldered to the target PCB.

28. Programming adapter converts non-DIP package to DIP footprint. Specific details and ordering information for each of the adapters can be found at <http://www.emulation.com>.

## Ordering Information

The following table lists the CY8C24x23A PSoC device's key package features and ordering codes.


**Table 54. CY8C24x23A PSoC Device Key Features and Ordering Information**

| Package                                           | Ordering Code                     | Flash (Bytes) | SRAM (Bytes) | Switch Mode Pump | Temperature Range | Digital Blocks | Analog Blocks | Digital IO Pins | Analog Inputs | Analog Outputs | XRES Pin |
|---------------------------------------------------|-----------------------------------|---------------|--------------|------------------|-------------------|----------------|---------------|-----------------|---------------|----------------|----------|
| 8 Pin (300 Mil) DIP                               | CY8C24123A-24PXI                  | 4K            | 256          | No               | -40C to +85C      | 4              | 6             | 6               | 4             | 2              | No       |
| 8 Pin (150 Mil) SOIC                              | CY8C24123A-24SXI                  | 4K            | 256          | No               | -40C to +85C      | 4              | 6             | 6               | 4             | 2              | No       |
| 8 Pin (150 Mil) SOIC (Tape and Reel)              | CY8C24123A-24SXIT                 | 4K            | 256          | No               | -40C to +85C      | 4              | 6             | 6               | 4             | 2              | No       |
| 20 Pin (300 Mil) DIP                              | CY8C24223A-24PXI                  | 4K            | 256          | Yes              | -40C to +85C      | 4              | 6             | 16              | 8             | 2              | Yes      |
| 20 Pin (210 Mil) SSOP                             | CY8C24223A-24PVXI                 | 4K            | 256          | Yes              | -40C to +85C      | 4              | 6             | 16              | 8             | 2              | Yes      |
| 20 Pin (210 Mil) SSOP (Tape and Reel)             | CY8C24223A-24PVXIT                | 4K            | 256          | Yes              | -40C to +85C      | 4              | 6             | 16              | 8             | 2              | Yes      |
| 20 Pin (300 Mil) SOIC                             | CY8C24223A-24SXI                  | 4K            | 256          | Yes              | -40C to +85C      | 4              | 6             | 16              | 8             | 2              | Yes      |
| 20 Pin (300 Mil) SOIC (Tape and Reel)             | CY8C24223A-24SXIT                 | 4K            | 256          | Yes              | -40C to +85C      | 4              | 6             | 16              | 8             | 2              | Yes      |
| 28 Pin (300 Mil) DIP                              | CY8C24423A-24PXI                  | 4K            | 256          | Yes              | -40C to +85C      | 4              | 6             | 24              | 10            | 2              | Yes      |
| 28 Pin (210 Mil) SSOP                             | CY8C24423A-24PVXI                 | 4K            | 256          | Yes              | -40C to +85C      | 4              | 6             | 24              | 10            | 2              | Yes      |
| 28 Pin (210 Mil) SSOP (Tape and Reel)             | CY8C24423A-24PVXIT                | 4K            | 256          | Yes              | -40C to +85C      | 4              | 6             | 24              | 10            | 2              | Yes      |
| 28 Pin (300 Mil) SOIC                             | CY8C24423A-24SXI                  | 4K            | 256          | Yes              | -40C to +85C      | 4              | 6             | 24              | 10            | 2              | Yes      |
| 28 Pin (300 Mil) SOIC (Tape and Reel)             | CY8C24423A-24SXIT                 | 4K            | 256          | Yes              | -40C to +85C      | 4              | 6             | 24              | 10            | 2              | Yes      |
| 32 Pin (5x5 mm) QFN                               | CY8C24423A-24LFXI                 | 4K            | 256          | Yes              | -40C to +85C      | 4              | 6             | 24              | 10            | 2              | Yes      |
| 32 Pin (5x5 mm 1.00 MAX) SAWN QFN                 | CY8C24423A-24LTXI                 | 4K            | 256          | Yes              | -40C to +85C      | 4              | 6             | 24              | 10            | 2              | Yes      |
| 32 Pin (5x5 mm 1.00 MAX) SAWN QFN (Tape and Reel) | CY8C24423A-24LTXIT                | 4K            | 256          | Yes              | -40C to +85C      | 4              | 6             | 24              | 10            | 2              | Yes      |
| 56 Pin OCD SSOP                                   | CY8C24000A-24PVXI <sup>[29]</sup> | 4K            | 256          | Yes              | -40C to +85C      | 4              | 6             | 24              | 10            | 2              | Yes      |

**Note** For Die sales information, contact a local Cypress sales office or Field Applications Engineer (FAE).

## Ordering Code Definitions

**CY 8 C 24 xxx-SPxx**



### Note

29. This part may be used for in-circuit debugging. It is NOT available for production

## Document History Page

| Document Title: CY8C24123A, CY8C24223A, CY8C24423A PSoC® Programmable System-on-Chip™<br>Document Number: 38-12028 |         |                 |                 |                                                                                                                                                                                                                                                                                                                                                                          |
|--------------------------------------------------------------------------------------------------------------------|---------|-----------------|-----------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Rev.                                                                                                               | ECN     | Orig. of Change | Submission Date | Description of Change                                                                                                                                                                                                                                                                                                                                                    |
| **                                                                                                                 | 236409  | SFV             | See ECN         | New silicon and new document – Preliminary Data Sheet.                                                                                                                                                                                                                                                                                                                   |
| *A                                                                                                                 | 247589  | SFV             | See ECN         | Changed the title to read “Final” data sheet. Updated Electrical Specifications chapter.                                                                                                                                                                                                                                                                                 |
| *B                                                                                                                 | 261711  | HMT             | See ECN         | Input all SFV memo changes. Updated Electrical Specifications chapter.                                                                                                                                                                                                                                                                                                   |
| *C                                                                                                                 | 279731  | HMT             | See ECN         | Update Electrical Specifications chapter, including 2.7 VIL DC GPIO spec. Add Solder Reflow Peak Temperature table. Clean up pinouts and fine tune wording and format throughout.                                                                                                                                                                                        |
| *D                                                                                                                 | 352614  | HMT             | See ECN         | Add new color and CY logo. Add URL to preferred dimensions for mounting MLF packages. Update Transmitter and Receiver AC Digital Block Electrical Specifications. Re-add ISSP pinout identifier. Delete Electrical Specification sentence re: devices running at greater than 12 MHz. Update Solder Reflow Peak Temperature table. Fix CY.com URLs. Update CY copyright. |
| *E                                                                                                                 | 424036  | HMT             | See ECN         | Fix SMP 8-pin SOIC error in Feature and Order table. Update 32-pin QFN E-Pad dimensions and rev. *A. Add ISSP note to pinout tables. Update typical and recommended Storage Temperature per industrial specs. Add OCD non-production pinout and package diagram. Update CY branding and QFN convention. Update package diagram revisions.                                |
| *F                                                                                                                 | 521439  | HMT             | See ECN         | Add Low Power Comparator (LPC) AC/DC electrical spec. tables. Add new Dev. Tool section. Add CY8C20x34 to PSoC Device Characteristics table.                                                                                                                                                                                                                             |
| *G                                                                                                                 | 2256806 | UVS/PYRS        | See ECN         | Added Sawn pin information.                                                                                                                                                                                                                                                                                                                                              |
| *H                                                                                                                 | 2425586 | DSO/AESA        | See ECN         | Corrected Ordering Information to include CY8C24423A-24LTXI and CY8C24423A-24LTXIT                                                                                                                                                                                                                                                                                       |
| *I                                                                                                                 | 2619935 | OGNE/AESA       | 12/11/2008      | Changed title to “CY8C24123A, CY8C24223A, CY8C24423A PSoC® Programmable System-on-Chip™”<br>Updated package diagram 001-30999 to *A.<br>Added note on digital signaling in <a href="#">DC Analog Reference Specifications</a> on page 27.<br>Added Die Sales information note to <a href="#">Ordering Information</a> on page 53.                                        |
| *J                                                                                                                 | 2692871 | DPT/PYRS        | 04/16/2009      | Updated Max package thickness for 32-pin QFN package<br>Formatted Notes<br>Updated <a href="#">“Getting Started”</a> on page 4<br>Updated <a href="#">“Development Tools”</a> on page 5 and <a href="#">“Designing with PSoC Designer”</a> on page 6                                                                                                                     |

## Sales, Solutions, and Legal Information

### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at [cypress.com/sales](http://cypress.com/sales).

### Products

|                  |                                                                |
|------------------|----------------------------------------------------------------|
| PSoC             | <a href="http://psoc.cypress.com">psoc.cypress.com</a>         |
| Clocks & Buffers | <a href="http://clocks.cypress.com">clocks.cypress.com</a>     |
| Wireless         | <a href="http://wireless.cypress.com">wireless.cypress.com</a> |
| Memories         | <a href="http://memory.cypress.com">memory.cypress.com</a>     |
| Image Sensors    | <a href="http://image.cypress.com">image.cypress.com</a>       |

### PSoC Solutions

|                       |                                                                                          |
|-----------------------|------------------------------------------------------------------------------------------|
| General               | <a href="http://psoc.cypress.com/solutions">psoc.cypress.com/solutions</a>               |
| Low Power/Low Voltage | <a href="http://psoc.cypress.com/low-power">psoc.cypress.com/low-power</a>               |
| Precision Analog      | <a href="http://psoc.cypress.com/precision-analog">psoc.cypress.com/precision-analog</a> |
| LCD Drive             | <a href="http://psoc.cypress.com/lcd-drive">psoc.cypress.com/lcd-drive</a>               |
| CAN 2.0b              | <a href="http://psoc.cypress.com/can">psoc.cypress.com/can</a>                           |
| USB                   | <a href="http://psoc.cypress.com/usb">psoc.cypress.com/usb</a>                           |

© Cypress Semiconductor Corporation, 2004-2009. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.