

General Description

The DS1864 is an SFF-8472 multisource agreement (MSA)-compliant laser controller/monitor that is ideal for SFP optical-transceiver module designs. It controls laser driver bias and modulation currents through a pair of temperature-controlled current-sink DACs. System diagnostics are provided by monitoring three analog inputs, VCC, and temperature through the internal temperature sensor. The device also contains all EEPROM required by the SFF-8472 MSA, including all A0h and A2h EEPROM. The DS1864's memory map can be configured to be compatible with both the DS1852/DS1856 and the DS1859 memory maps. Additionally, memory is secured with customerconfigurable two-level password protection.


Eye-safety features are integrated by three fast-trip comparators that monitor transmit-power high, transmitpower low, and bias current. The fast-trip comparators drive a FET driver output to disable the laser in the case of eye safety violation.

With its integrated laser driver control, system diagnostics, eye-safety features, and internal temperature sensor, the DS1864 provides an ideal solution for SFP optical transceiver modules by improving system performance, reducing board space, and simplifying design.

Applications

SFP Optical Transceiver Modules Laser Control and Monitoring

Pin Configuration



Features

- ♦ SFF-8472 MSA Compatible
- ♦ Five Monitored Channels (Temperature, V_{CC}, MON1, MON2, MON3)

Three External Analog Inputs (MON1, MON2, MON3) Support Internal and External Calibration

Enhanced RSSI Monitoring (26dB Range, 0.5dB Accuracy)

Scalable Dynamic Range for External Analog Inputs

Internal Direct-to-Digital Temperature Sensor Alarm and Warning Flags for All Monitored Channels

- **♦ Two Linear 8-Bit Current-Sink DACs** Two User-Selectable Full-Scale Ranges (0.5mA or 1.5mA) Values Changeable Every 2°C
- **♦** Three Fast-Trip Comparators (Tx Power High, Tx Power Low, and Bias Current) for Eye Safety
- ♦ Flexible, Two Level Password Scheme Provides Three Levels of Security
- ♦ Provides All Optional and Required SFF-8472 MSA EEPROM (Both A0h and A2h Memory)
- ♦ I²C-Compatible Serial Interface
- ♦ Operates from a 3.3V or 5V Supply
- ◆ -40°C to +95°C Operating Temperature Range
- ◆ 28-Pin TQFN Package (5mm x 5mm)

Ordering Information

PART	TEMP RANGE	PIN-PACKAGE
DS1864T	-40°C to +95°C	28 TQFN (5mm x 5mm)
DS1864T+	-40°C to +95°C	28 TQFN (5mm x 5mm)

+Denotes lead-free only package.

Typical Operating Circuit appears at end of data sheet.

ABSOLUTE MAXIMUM RATINGS

	. •
Voltage Range on VCC Relative to Ground	0.5V to +6.0V
Voltage Range on Inputs Relative to Ground*	0.5V to
	$(V_{CC} + 0.5V)$
Voltage Range on DAC Pins Relative to Groun-	d*0.5V to
	$(V_{CC} + 0.5V)$

Current into DAC Pins	5mA
Operating Temperature Range	40°C to +95°C
Programming Temperature Range	
Storage Temperature Range	55°C to +125°C
Soldering TemperatureSee IPC/J-S	STD-020 Specification

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

 $(T_A = -40^{\circ}C \text{ to } +95^{\circ}C)$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP M	ΔX	UNITS
Supply Voltage	Vcc	(Note 1)	2.97	5.	50	V
Input Logic 0 (SDA, SCL)	VIL	$I_{IL}(max) = -10\mu A$	-0.3		3 x	V
Input Logic 1 (SDA, SCL)	VIH	$I_{IH}(max) = 10\mu A$	0.7 x V _C C	V _C	C + .3	V
L L CTV D INLOG	VIL	Input Logic 0	-0.3	0	.9	
Input Logic Levels (TX-D, INLOS, RSEL, IN1)	VIH	Input Logic 1	1.5	V _C	C + .3	V

DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Supply Current	Icc	(Notes 2 and 3)		3	5	mA
Input Leakage (SDA, SCL)	I _{IL}		-1		+1	μΑ
Low-Level Output Voltage (SDA)	V _{OL1}	3mA sink current			0.4	V
	V _{OL2}	6mA sink current			0.6	V
I/O Capacitance	C _{I/O}	For SDA/SCL			10	рF
TX-D Pullup Resistor	R _{PU}	$T_A = +25^{\circ}C$	14	20	24	kΩ
Digital Power-On Reset	V _{POD}		1.0		2.2	V
Analog Power-On Reset	V _{POA}		2.00		2.97	V
High-Level Output Voltage (FETG)	VoH	4mA source current	V _{CC} - 0.4		V _{CC} + 0.3	V
Low-Level Output Voltage (TX-F, LOS Voltage, FETG)	VoL	4mA sink current	0.0		0.4	V
Input Current Each I/O Pin		0.4 < V _{I/O} < 0.9V _{CC}	-10	•	+10	μΑ



^{*}Not to exceed 6.0V.

ANALOG OUTPUT CHARACTERISTICS

 $(V_{CC} = 2.97V \text{ to } 5.5V, T_A = -40^{\circ}C \text{ to } +95^{\circ}C.)$

PARAMETER	DESCRIPTION	CONDITIONS	MIN	TYP	MAX	UNITS
In a co and In a c	Range 1	Position EEb (Note 6)		0.5		mA
IDAC0 and IDAC1	Range 2	Position FFII (Note 6)		mA		
IDAC0 and IDAC1 (Off State Current)		Shutdown or Position 00h		10	100	nA
Voltage at IDAC0 and IDAC1			0.7		Vcc	V
	Dance 1	I _{DAC} < 50μA			±10	μΑ
IDACO and IDAC1 Accuracy	Hange i	I _{DAC} > 50μA			±4	%
(Note 6)	Danga 2	I _{DAC} < 50μA			±10	μΑ
	nange z	Shutdown or Position 00h 10 100 nA 0.7 VCC V ange 1 IDAC < 50μA IDAC > 50μA 44 % IDAC > 50μA IDAC > 50μA 44 % IDAC > 50μA 44 %	%			
Resolution				0.4		%FS

ANALOG VOLTAGE MONITORING CHARACTERISTICS

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Full-Scale Monitor Input		At factory setting (Note 4)	2.4875	2.5000	2.5125	V
Full-Scale V _{CC} Monitor		At factory setting (Note 5)	6.5208	6.5536	6.5864	V
Monitor Resolution (V _{CC} , IBI, TXP, RIN)				0.024		%FS
MON1P to MON1N FS		MON1 (Note 7)	0		2.5	V
MON1P, MON1N Common-Mode Voltage			0		Vcc	V
MON1P (Single-Ended)		(Notes 7 and 8)			2.5	V
MON1 FS (Factory)		(Note 7)		2.5		V
MON2 FS (Factory)		(Note 7)		2.5		V
MON3 FS (Factory)		V _{MON3} = 2.5V (Note 7)		2.5		V
Supply Accuracy	VCCacc	(Note 7)			0.5	%FS
MON1 Accuracy	MON1 _{acc}	(Note 7)			0.5	%FS
MON2 Accuracy	MON2 _{acc}	(Note 7)			0.5	%FS
MON3 Accuracy	MON3 _{acc}	(Notes 7 and 9)			0.5	%FS
Monitoring Undete Date	+.	Dual range disabled		21.5	26.0	m.c
Monitoring Update Rate	t _{frame}	Dual range enabled		57	70	ms
Fast-Trip Comparator Accuracy	FCacc				±4	%FS

DIGITAL THERMOMETER CHARACTERISTICS

 $(V_{CC} = 2.97V \text{ to } 5.5V, T_A = -40^{\circ}C \text{ to } +95^{\circ}C.)$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Thermometer Error	T _{ERR}	-40°C to +95°C (Notes 10, 17)	-3		+3	°C
Lindata Data	+.	Dual range disabled		57	70	ma
Update Rate	tframe	Dual range enabled		67	80	ms

AC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
SHUTDOWN AND FAULTS (SEE SFP MANAGEMENT	FAULT AND	SHUTDOWN TIMING DIAGRAMS FIGURES	1 TO 10),	FOR FAS	ST ALAR	MS AND
TX-D (to DACs Off-State Currents)	t _{OFF} Figure 4	From ↑ TX-D (Notes 11, 17)			5	μs
Recovery from Normal Disable (to DACs Set Values)	ton Figure 4	From ↓ TX-D (Notes 12, 17)			0.8	ms
Recovery After Power-Up (to DACs Set Values)	t _{INIT_DACs} Figure 9	From ↑ V _{CC} = 2.97V (Notes 11, 17)			100	ms
Shutdown Response Time (to DACs Off-State Current)	^t FAULT Figure 5	I _{BMD} > TripHi or I _{BIAS} > Trip I _{BMD} < TripLo (Notes 11, 17)			50	μs
Recovery from Safety Fault Shutdown (to DACs Set Values)	t _{INITSF} Figures 6 and 10	From ↓ TX-D (Notes 11, 17)			50	ms
Fault Reset Time (to TX-F = 0)	t _{INITR1} Figure 2	From↓ TX-D	100		200	ms
Fault Reset Time (to TX-F = 0)	t _{INITR2} Figures 1, 2, 3, and 6	From ↑ V _{CC} = 2.97V	100		200	ms
Fault Assert Time (to TX-F = 1)	tFAULT Figure 5	IBMD > TripHi or IBIAS > Trip IBMD < TripLo (Note 11)			50	μs
LOS Assert Time	t _{LOSS_ON} Figure 8	RSSI < Trip (Note 12)			50	μs
LOS Deassert Time	tLOSS_OFF Figure 8	RSSI > Trip (Note 12)			50	μs

AC ELECTRICAL CHARACTERISTICS (continued)

 $(V_{CC} = 2.97V \text{ to } 5.5V, T_A = -40^{\circ}C \text{ to } +95^{\circ}C.)$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
TIMING FOR SOFT CONTROL A	TIMING FOR SOFT CONTROL AND STATUS FUNCTIONS						
TX-D Assert Time	toff	Time from TX-D set until DACs fall below 10% of nominal (Notes 13, 17)			10	ms	
TX-D Deassert time	ton	Time from TX-D cleared until DACs rise above 90% of nominal (Notes 13, 17)			50	ms	
Time to Initialize, Including Reset of TX-F	tINIT	Time from power-on or negation of TX-F using TX-D; serial communication possible			200	ms	
TX-F Assert Time	tfault	Time from fault to TX-F set (Note 17)			50	ms	
RX-LOS Assert Time	tLOS_ON	Time from occurrence of loss of signal to RX-LOS set			50	ms	
RX-LOS Deassert Time	tLOS_OFF	Time from occurrence of presence of signal to RX-LOS cleared			50	ms	
Rate-Select Change Time	tRATE_SEL	Time from change of state of rate-select bit to rate-select output (RSELOUT) pin change			50	ms	

I²C AC ELECTRICAL CHARACTERISTICS

 $(V_{CC} = 2.97 \text{V to } 5.5 \text{V}; T_A = -40 ^{\circ}\text{C} \text{ to } +95 ^{\circ}\text{C}, \text{ timing referenced to } V_{IL(MAX)} \text{ and } V_{IH(MIN)}.)$ (See Figure 19)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
SCL Clock Frequency	fscl	(Note 14)	0		400	kHz
Bus Free Time Between Stop and Start Conditions	t _{BUF}		1.3			μs
Hold Time (Repeated) Start Condition	thd:STA		0.6			μs
Low Period of SCL	tLOW		1.3			μs
High Period of SCL	thigh		0.6			μs
Data Hold Time	thd:dat		0		0.9	μs
Data Setup Time	tsu:dat		100			ns
Start Setup Time	tsu:sta		0.6			μs
SDA and SCL Rise Time	t _R	(Note 15)	20 + 0.1C _B		300	ns
SDA and SCL Fall Time	tF	(Note 15)	20 + 0.1C _B		300	ns
Stop Setup Time	tsu:sto		0.6			μs
SDA and SCL Capacitive Loading	СВ	(Note 15)			400	рF
EEPROM Write Time	tw	(Note 16)		10	20	ms

NONVOLATILE MEMORY CHARACTERISTICS

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
EEPROM Writes		+70°C (Note 17)	50,000			Writes

- Note 1: All voltages are referenced to ground. Currents into the IC are positive, and currents out of the IC are negative.
- **Note 2:** Supply current is measured with all logic inputs at their inactive state (SDA = SCL = V_{CC}) and driven to well-defined logic levels. All outputs are disconnected.
- Note 3: DACO/DAC1 positions programmed to FFh and with outputs floating.
- **Note 4:** Full-scale is user programmable. The maximum voltage that the MON inputs read is approximately full-scale, even if the voltage on the inputs is greater than full-scale.
- Note 5: This voltage defines the maximum range of the analog-to-digital (ADC) converter voltage, not the maximum V_{CC} voltage.
- Note 6: Accuracy specification includes supply and temperature variations. Measured at 1.2V.
- Note 7: %FS refers to calibrated full scale in the case of internal calibration, and uncalibrated full scale in the case of external calibration. Uncalibrated full scale is set at the factory and is specified in this data sheet as V_{CC} FS (Factory), MON1 FS (Factory), MON2 FS (Factory), and MON3 FS (Factory). Calibrated full scale is set by the user, allowing him to change any of these scales for his instrumentation.
- Note 8: When used single-ended, MON1N must be connected to GND.
- **Note 9:** 0.5%FS with 0.5dB (~11%) accuracy results in 16.4dB range. Assuming some overlap of the ranges, this scheme should cover the required 26dB range.
- Note 10: See Figure 14 for thermometer error.
- **Note 11:** When the DACs are re-enabled, they ramp up to their final values. The ramp up starts from 0 and should not exceed its final value at any point during its initial transient.
- Note 12: This spec is the time it takes, from RSSI voltage below the RSSI voltage trip threshold, to LOS asserted high.
- Note 13: Measured from the falling clock edge after the stop bit of the write transaction.
- Note 14: I²C interface timing shown for is for fast-mode (400kHz) operation. This device is also backward-compatible with I²C standard-mode timing.
- Note 15: C_B—total capacitance of one bus line in picofarads.
- Note 16: EEPROM write begins after a stop condition occurs.
- Note 17: This parameter is guaranteed by design.



Timing Diagrams




Figure 1. Power-On Initialization with TX-D Low




Figure 2. Power-On Initialization with TX-D Asserted




Figure 3. Example of Initialization with TX-D Low (Hot-Plug)

Timing Diagrams (continued)




Figure 4. TX-D Timing During Normal Operation




Figure 5. Detection of Transmitter Safety Fault Operation




Figure 6. Successful Recovery from Transient Safety Fault Condition

Timing Diagrams (continued)




Figure 7. Unsuccessful Recovery from a Transient Safety Fault Condition




Figure 8. Timing of LOS Detection




Figure 9. Output Enable/Power-Up





Figure 10. Output Enable/Recovery from Safety Fault Shutdown


Typical Operating Characteristics

 $(V_{CC} = +3.3V, T_A = 25^{\circ}C, unless otherwise noted.)$




Typical Operating Characteristics (continued)

 $(V_{CC} = +3.3V, T_A = 25^{\circ}C, \text{ unless otherwise noted.})$



Typical Operating Characteristics (continued)

 $(V_{CC} = +3.3V, T_A = 25^{\circ}C, unless otherwise noted.)$



Pin Description

1 RSELOUT Open-Drain Rate-Select Output 2 SDA I ² C Serial Data Input/Output 3 SCL I ² C Serial Clock Input 4 INTX-F TX-F Input from External Device 5 INLOS Loss of Signal Input from External Device 6 IN1 Digital Input 7 N.C. No Connection 8 N.C. No Connection 9 GND Ground. All GND pins must be connected. 10 TX-D Transmit Disable Input. Places DAC0 and DAC1 in high-impedance state. 11 RSEL Rate Select Logic Input 12 MON3N Voltage Monitor Input, Low Side. Used typically for RSSI. 13 MON3P Voltage Monitor Input, High Side. Used typically for RSSI. 14 MON2 Voltage Monitor Input. Used typically for Transmit Power (TXP). 15 N.C. No Connection 16 MON1N Voltage Monitor Input, Low Side. Used typically for Bias Sense Current (IBIAS). 17 MON1P Voltage Monitor Input, High Side. Used typically for Bias Sense Current (IBIAS). 18 DAC1 Lookup Table-Controlled Current Sink 19 GND Ground. All GND pins must be connected.	
3 SCL I ² C Serial Clock Input 4 INTX-F TX-F Input from External Device 5 INLOS Loss of Signal Input from External Device 6 IN1 Digital Input 7 N.C. No Connection 8 N.C. No Connection 9 GND Ground. All GND pins must be connected. 10 TX-D Transmit Disable Input. Places DAC0 and DAC1 in high-impedance state. 11 RSEL Rate Select Logic Input 12 MON3N Voltage Monitor Input, Low Side. Used typically for RSSI. 13 MON3P Voltage Monitor Input, High Side. Used typically for RSSI. 14 MON2 Voltage Monitor Input. Used typically for Transmit Power (TXP). 15 N.C. No Connection 16 MON1N Voltage Monitor Input, Low Side. Used typically for Bias Sense Current (IBIAS). 17 MON1P Voltage Monitor Input, High Side. Used typically for Bias Sense Current (IBIAS). 18 DAC1 Lookup Table-Controlled Current Sink 19 GND Ground. All GND pins must be connected.	
4 INTX-F TX-F Input from External Device 5 INLOS Loss of Signal Input from External Device 6 IN1 Digital Input 7 N.C. No Connection 8 N.C. No Connection 9 GND Ground. All GND pins must be connected. 10 TX-D Transmit Disable Input. Places DAC0 and DAC1 in high-impedance state. 11 RSEL Rate Select Logic Input 12 MON3N Voltage Monitor Input, Low Side. Used typically for RSSI. 13 MON3P Voltage Monitor Input, High Side. Used typically for RSSI. 14 MON2 Voltage Monitor Input. Used typically for Transmit Power (TXP). 15 N.C. No Connection 16 MON1N Voltage Monitor Input, Low Side. Used typically for Bias Sense Current (IBIAS). 17 MON1P Voltage Monitor Input, High Side. Used typically for Bias Sense Current (IBIAS). 18 DAC1 Lookup Table-Controlled Current Sink 19 GND Ground. All GND pins must be connected.	
5 INLOS Loss of Signal Input from External Device 6 IN1 Digital Input 7 N.C. No Connection 8 N.C. No Connection 9 GND Ground. All GND pins must be connected. 10 TX-D Transmit Disable Input. Places DAC0 and DAC1 in high-impedance state. 11 RSEL Rate Select Logic Input 12 MON3N Voltage Monitor Input, Low Side. Used typically for RSSI. 13 MON3P Voltage Monitor Input, High Side. Used typically for RSSI. 14 MON2 Voltage Monitor Input. Used typically for Transmit Power (TXP). 15 N.C. No Connection 16 MON1N Voltage Monitor Input, Low Side. Used typically for Bias Sense Current (IBIAS). 17 MON1P Voltage Monitor Input, High Side. Used typically for Bias Sense Current (IBIAS). 18 DAC1 Lookup Table-Controlled Current Sink 19 GND Ground. All GND pins must be connected.	
6 IN1 Digital Input 7 N.C. No Connection 8 N.C. No Connection 9 GND Ground. All GND pins must be connected. 10 TX-D Transmit Disable Input. Places DAC0 and DAC1 in high-impedance state. 11 RSEL Rate Select Logic Input 12 MON3N Voltage Monitor Input, Low Side. Used typically for RSSI. 13 MON3P Voltage Monitor Input, High Side. Used typically for RSSI. 14 MON2 Voltage Monitor Input. Used typically for Transmit Power (TXP). 15 N.C. No Connection 16 MON1N Voltage Monitor Input, Low Side. Used typically for Bias Sense Current (IBIAS). 17 MON1P Voltage Monitor Input, High Side. Used typically for Bias Sense Current (IBIAS). 18 DAC1 Lookup Table-Controlled Current Sink 19 GND Ground. All GND pins must be connected.	
7 N.C. No Connection 8 N.C. No Connection 9 GND Ground. All GND pins must be connected. 10 TX-D Transmit Disable Input. Places DAC0 and DAC1 in high-impedance state. 11 RSEL Rate Select Logic Input 12 MON3N Voltage Monitor Input, Low Side. Used typically for RSSI. 13 MON3P Voltage Monitor Input, High Side. Used typically for RSSI. 14 MON2 Voltage Monitor Input. Used typically for Transmit Power (TXP). 15 N.C. No Connection 16 MON1N Voltage Monitor Input, Low Side. Used typically for Bias Sense Current (IBIAS). 17 MON1P Voltage Monitor Input, High Side. Used typically for Bias Sense Current (IBIAS). 18 DAC1 Lookup Table-Controlled Current Sink 19 GND Ground. All GND pins must be connected.	
8 N.C. No Connection 9 GND Ground. All GND pins must be connected. 10 TX-D Transmit Disable Input. Places DAC0 and DAC1 in high-impedance state. 11 RSEL Rate Select Logic Input 12 MON3N Voltage Monitor Input, Low Side. Used typically for RSSI. 13 MON3P Voltage Monitor Input, High Side. Used typically for RSSI. 14 MON2 Voltage Monitor Input. Used typically for Transmit Power (TXP). 15 N.C. No Connection 16 MON1N Voltage Monitor Input, Low Side. Used typically for Bias Sense Current (IBIAS). 17 MON1P Voltage Monitor Input, High Side. Used typically for Bias Sense Current (IBIAS). 18 DAC1 Lookup Table-Controlled Current Sink 19 GND Ground. All GND pins must be connected.	
9 GND Ground. All GND pins must be connected. 10 TX-D Transmit Disable Input. Places DAC0 and DAC1 in high-impedance state. 11 RSEL Rate Select Logic Input 12 MON3N Voltage Monitor Input, Low Side. Used typically for RSSI. 13 MON3P Voltage Monitor Input, High Side. Used typically for RSSI. 14 MON2 Voltage Monitor Input. Used typically for Transmit Power (TXP). 15 N.C. No Connection 16 MON1N Voltage Monitor Input, Low Side. Used typically for Bias Sense Current (IBIAS). 17 MON1P Voltage Monitor Input, High Side. Used typically for Bias Sense Current (IBIAS). 18 DAC1 Lookup Table-Controlled Current Sink 19 GND Ground. All GND pins must be connected.	
10 TX-D Transmit Disable Input. Places DAC0 and DAC1 in high-impedance state. 11 RSEL Rate Select Logic Input 12 MON3N Voltage Monitor Input, Low Side. Used typically for RSSI. 13 MON3P Voltage Monitor Input, High Side. Used typically for RSSI. 14 MON2 Voltage Monitor Input. Used typically for Transmit Power (TXP). 15 N.C. No Connection 16 MON1N Voltage Monitor Input, Low Side. Used typically for Bias Sense Current (IBIAS). 17 MON1P Voltage Monitor Input, High Side. Used typically for Bias Sense Current (IBIAS). 18 DAC1 Lookup Table-Controlled Current Sink 19 GND Ground. All GND pins must be connected.	
11 RSEL Rate Select Logic Input 12 MON3N Voltage Monitor Input, Low Side. Used typically for RSSI. 13 MON3P Voltage Monitor Input, High Side. Used typically for RSSI. 14 MON2 Voltage Monitor Input. Used typically for Transmit Power (TXP). 15 N.C. No Connection 16 MON1N Voltage Monitor Input, Low Side. Used typically for Bias Sense Current (IBIAS). 17 MON1P Voltage Monitor Input, High Side. Used typically for Bias Sense Current (IBIAS). 18 DAC1 Lookup Table-Controlled Current Sink 19 GND Ground. All GND pins must be connected.	
12 MON3N Voltage Monitor Input, Low Side. Used typically for RSSI. 13 MON3P Voltage Monitor Input, High Side. Used typically for RSSI. 14 MON2 Voltage Monitor Input. Used typically for Transmit Power (TXP). 15 N.C. No Connection 16 MON1N Voltage Monitor Input, Low Side. Used typically for Bias Sense Current (IBIAS). 17 MON1P Voltage Monitor Input, High Side. Used typically for Bias Sense Current (IBIAS). 18 DAC1 Lookup Table-Controlled Current Sink 19 GND Ground. All GND pins must be connected.	
13 MON3P Voltage Monitor Input, High Side. Used typically for RSSI. 14 MON2 Voltage Monitor Input. Used typically for Transmit Power (TXP). 15 N.C. No Connection 16 MON1N Voltage Monitor Input, Low Side. Used typically for Bias Sense Current (IBIAS). 17 MON1P Voltage Monitor Input, High Side. Used typically for Bias Sense Current (IBIAS). 18 DAC1 Lookup Table-Controlled Current Sink 19 GND Ground. All GND pins must be connected.	
14 MON2 Voltage Monitor Input. Used typically for Transmit Power (TXP). 15 N.C. No Connection 16 MON1N Voltage Monitor Input, Low Side. Used typically for Bias Sense Current (IBIAS). 17 MON1P Voltage Monitor Input, High Side. Used typically for Bias Sense Current (IBIAS). 18 DAC1 Lookup Table-Controlled Current Sink 19 GND Ground. All GND pins must be connected.	
15 N.C. No Connection 16 MON1N Voltage Monitor Input, Low Side. Used typically for Bias Sense Current (IBIAS). 17 MON1P Voltage Monitor Input, High Side. Used typically for Bias Sense Current (IBIAS). 18 DAC1 Lookup Table-Controlled Current Sink 19 GND Ground. All GND pins must be connected.	
16 MON1N Voltage Monitor Input, Low Side. Used typically for Bias Sense Current (IBIAS). 17 MON1P Voltage Monitor Input, High Side. Used typically for Bias Sense Current (IBIAS). 18 DAC1 Lookup Table-Controlled Current Sink 19 GND Ground. All GND pins must be connected.	
17 MON1P Voltage Monitor Input, High Side. Used typically for Bias Sense Current (IBIAS). 18 DAC1 Lookup Table-Controlled Current Sink 19 GND Ground. All GND pins must be connected.	
18 DAC1 Lookup Table-Controlled Current Sink 19 GND Ground. All GND pins must be connected.	
19 GND Ground. All GND pins must be connected.	
20 DAC0 Lookup Table-Controlled Current Sink	
21 VCC Power Supply. All VCC pins must be connected.	
22 N.C. No Connection	
23 GND Ground. All GND pins must be connected.	
24 FETG Logic Output Driving External FET	
25 TX-F Open-Drain Fault Output	
26 RX-LOS Open-Drain Loss of Signal Output	
27 OUT1 Open-Drain Digital Output	
28 V _{CC} Power Supply. All V _{CC} pins must be connected.	



Functional Diagrams




Figure 11. Block Diagram, Main

Functional Diagrams (continued)




Figure 12. Block Diagram, Shutdown




Figure 13. Block Diagram, Outputs

Detailed Description

The DS1864 manages all system monitoring functions in a fiber-optic data transceiver module in accordance with SFF-8472 MSA. The IC communicates with a host system through a I²C bus, and can be programmed with a unique I²C address.

The IC offers temperature-controlled lookup tables for its two current-sink DACs. Monitoring and calibration functions for supply voltage, temperature and three analog signals are available, as well as programmable alarm and warning flags for these signals which can be used to trigger interrupts based on user-specified limits.

The IC also possesses laser shutdown (eye safety) features such as programmable fast-trip alarms and interrupts, in addition to signals such as FETG for laser safety disconnect.

The memory is protected by a customizable two-layer password scheme. Furthermore, the memory layout can be configured to be compatible with the DS1852/DS1856 or the DS1859.

An overview of the DS1864's functions is shown in the block diagram in Figure 11. Additional DS1864 functions are shown in Figures 12 and 13.

Control Features

The DS1864 contains two current-sink DACs, DAC0 and DAC1. Normally, each DAC is controlled by a temperature-indexed lookup table (LUT), which can change the DAC settings based on the temperature measured by the internal temperature sensor. However, each DAC can also be manually programmed by the user.

DAC0 and DAC1

The current-sink DACs are linear and have two user-selectable ranges, 1.5mA and 0.5mA. The range is selected by the DACOR and DAC1R bits located in address 88h in Table 04h (Table 01h in DS1859 configuration). The 1.5mA range is selected when the corresponding bit is set to a 1, and the 0.5mA range is selected when the corresponding bit is set to a 0. The temperature-indexed LUT for each DAC determines the value to be loaded in to the DAC0 and DAC1 registers (bytes 82h and 83h respectively in Table 04h (Table 01h in DS1859 configuration)). The DACs can be disabled (placed in a high-impedance mode) by pulling the TX-D pin high. The TXDC control bit (Lower Memory Register, byte 6Eh, bit 6) can also be used to disable the DAC outputs by placing them in a high-impedance state.

To determine the DAC position to produce a desired current, the following equation can be used:

DESIRED POSITION =
$$\left(\frac{\text{DESIRED CURRENT}}{\text{FULL SCALE CURRENT}}\right) \times 255$$

Update bits are provided to indicate when an A/D conversion has completed for each monitored value. These bits are located in Lower Memory, byte 77h.

DAC Lookup Table (LUT) Operation

The current-sink DAC settings are determined by temperature-controlled Lookup Tables (LUTs). The LUTs are located in Table 02h for DAC0 and Table 03h for DAC1. The lookup tables are 72 bytes each and allow the biasing to be adjusted every 2°C between -40°C and +102°C. Temperatures less than -40°C or greater than +102°C use the -40°C or +102°C values, respectively. The values programmed into the LUTs are 8-bit unsigned values that represent the desired DAC setting for each 2°C temperature window. The LUTs have 1°C hysteresis (see Figure 14) to prevent the DAC's setting from chattering in the event the temperature remains near a LUT switching point. Table 1 shows which register corresponds to which temperature in the LUTs. Figure 14 shows how the LUT chooses which memory location to use for the DACs depending on the temperature read from the internal temperature sensor.

The Temperature Index Byte (address 81h, Table 04h (Table 01h in DS1859 configuration)) is automatically calculated following each temperature conversion and points to the corresponding location in the LUTs for the




Figure 14. LUT Hysteresis



Table 1. LUT Addresses For Corresponding Temperature Values

ADDRESS (hex)	CORRESPONDING TEMPERATURE (°C)
80	≤ -40°C
81	-38°C
82	-36°C
_	
C6	+100°C
C7	≥ +102°C

current temperature. The DAC value referenced in the LUT is then loaded into address 82h of Table 04h (Table 01h in DS1859 configuration) for DAC0 and into address 83h of Table 04h (Table 01h in DS1859 configuration) for DAC1.

DAC Manual Mode

During normal operation, the DAC setting is automatically modified once per conversion cycle based on the ADC results. However, if the TEN bit (bit 1, address 80h, Table 04h (Table 01h in DS1859 configuration)) is set to 0, the DACs are placed in a manual mode and temperature indexing is disabled. Once in manual mode, the user programs the current-sink DACs by writing the desired positions to addresses 82h and 83h in Table 04h (Table 01h in DS1859 configuration) to control DAC0 and DAC1, respectively.

RSEL Operation

The rate select pin (RSEL) along with the SELC rate select bit (Lower Memory Register, byte 6Eh, bit 3) determine the state of the RSELOUT pin, which is intended to be used to control receiver multirate performance. The RSEL pin state is OR'ed with the state of the SELC bit to determine the RSELOUT pin state. Bit SELS (Lower Memory Register, byte 6Eh, bit 4) indicates the state of the RSEL pin. See Figure 13 for more details.

Monitoring Features

The DS1864 incorporates five basic monitor channels, which include temperature, supply voltage (V_{CC}), and three external channels (MON1, MON2, and MON3). These analog signals are sampled and converted into digital measurements and compared to threshold limits to determine alarm and warning signals and fault states. These five signals can be calibrated externally, using reserved registers for calibration values, or internally, using built-in gain, offset, and right-shifting functions.

Digital Diagnostics

In optical transceiver applications, the external monitor channels are typically used for Bias Current (IBI) through pins MON1P and MON1N, Transmitted Power (TXP) through a MON2 pin, and Received Power (RIN) through pins MON3P and MON3N. While MON2 is a single-ended monitor, MON1 and 3 have the option of being used as differential or single-ended monitors. To use these channels single-ended, connect the 'N' side to ground. A 13-bit ADC samples and digitizes the five analog signals and the results are stored in registers 60h through 69h in the Lower Memory. The representative digital values are 13-bits wide (left justified), and are stored in successive register pairs. The temperature value is stored in a 2's complement format, while VCC and the three analog inputs are stored in an unsigned format. The digital values are updated every tframe. From these measurements, alarms and warnings are generated after a digital comparison with high and low set limits. A maskable interrupt, MINT, asserted through TX-Fault, can be enabled based on any combination of alarms and warnings.

Alarm and Warning Flags

Alarm and warning flags are generated by comparing the digitally converted values of the measured temperature, supply voltage, and three MON inputs with user-programmed upper and lower limits. These limits are stored in EEPROM locations 00h through 27h in the Lower Memory. The two types of flags, alarm and warning, are also stored in the Lower Memory. Addresses 70h and 71h contain the alarm flags, while addresses 74h and 75h contain the warning flags. The *Alarms and Warnings* section under *Fault Management* describe how to program the alarm and warning thresholds, and how to use them to generate interrupts.

Calibration Overview

Calibration is provided internally or externally. External calibration makes use of a range of registers, reserved for this purpose according to SFF-8472 standard. This range is 38h to 5F in the Lower Memory Registers. The calibration constants are loaded in the registers during system test. In external calibration mode, a host processor retrieves the constants and computes the calibrated data.

The DS1864 features internal calibration for the five analog channels. Internal calibration makes use of two registers for four of the five monitored analog channels: V_{CC}, MON1 (Bias Current (IBI)), MON2 (Transmitted Power (TXP)) and MON3 (Received Power (RIN)). One register is for offset calibration, the other for gain calibration. Both registers are loaded during system test. Only the offset scaling register is used for temperature.

Internal calibration applies to measured values acquired by the ADC, and does not apply to the fast alarms. If internal calibration is desired, each analog channel requires that registers 8Eh through AFh in Table 04h (Table 01h in DS1859 configuration) are loaded with the appropriate values to calibrate for gain and offset. Every gain and offset register is 2-bytes wide. Both gain and offset calibration are independently capable of converting input variables into a digital output range spanning 0000h to FFFFh.

The last adjustment is made by using right-shifting. Right-shifting registers are located in registers A2h through ABh and AEh to AFh, and store a 3-bit value used to shift each MON value from 0 to 7 spaces to the right. The effect of this is to make better use of the ADC range and increase the accuracy of the readings. Right-shifting is the last function performed on the MON signal before the digital value is sent to the MON register.

Temperature Monitor Operation

The internal temperature monitor values are stored in 16-bit 2's complement format, and located in memory addresses 60h and 61h of the Lower Memory. The temperature conversions are updated every termed and do not occur during an active read or write to memory. The factory default calibration values for the temperature monitor are shown in Table 2.

Table 2. Internal Temperature Monitor Factory Default Calibration

SIGNAL	+FS	+FS	-FS	-FS
	SIGNAL	(hex)	SIGNAL	(hex)
Temperature	+127.96875°C	7FF8	-128.00°C	8000

To convert the 2s complement register value to the temperature it represents, first convert the 2-byte hexadecimal value to a decimal value as if it is an unsigned value, then divide the result by 256. Finally, subtract 256 if the result of the division is greater than or equal to +128. Example converted values are shown in Table 3 below.

Table 3. Temperature Conversion Values

MSB (bin)	LSB (bin)	TEMPERATURE (°C)
01000000	00000000	64
01000000	00001111	64.059
01011111	00000000	95
11110110	00000000	-10
11011000	00000000	-40

The offset of the temperature sensor can be adjusted using the internal calibration registers to account for differences between the ambient temperature at the location of the DS1864 and the temperature of the device it is biasing. When offsets are applied to the temperature measurement, the value converted is offset by a fixed value from the DS1864's ambient temperature. For more information, see the following Temperature Monitor Offset Calibration section.

Temperature Monitor Offset Calibration

The DS1864's temperature sensor comes precalibrated and requires no further adjustment by the customer for proper operation. However, it is possible to characterize a system and add a fixed offset to the DS1864's temperature reading so it is representative of another location's temperature. This is not required for biasing because the temperature offset can be accounted for by adjusting the data's location in the LUTs, but this feature is available for customers that see application benefits.

To change the temperature sensor's offset: write the temperature offset register to 0000h, measure the source reference temperature (T_{REF}, °C), and read the temperature from the DS1864 (T_{DS1864}, °C). Then, the following formula can be used to calculate the value for the temperature offset register.

TEMP OFFSET =
$$(64 \times (-275 + T_{REF} - T_{DS1864}))$$

XOR_{BITWISF} BB40h

Once the value is calculated, write it to the temperature offset register.

Voltage Monitor Operation

In addition to monitoring temperature, the DS1864 monitors V_{CC} and the three MON inputs in a round-robin fashion using its 13-bit A/D converter. The converted values are stored in memory addresses 62h to 69h as 16-bit unsigned numbers with the ADC results left justified in the register. The round-robin update time is specified by t_{FRAME} in the analog voltage monitoring characteristics.

The default factory-calibrated values for the voltage monitors are shown in Table 4.

By using the internal gain and offset calibration registers the +FS and -FS signal values shown in Table 4 can be modified to meet customer needs. For more information on calibration, see the following *Voltage Monitor Calibration* section.

Note: ±FS voltages shown in Table 4 were calculated assuming factory-programmed gain and offset values in addition to right shifting set to 0.



Table 4. Voltage Monitor Factory Default Calibration

SIGNAL	+FS (V)	+FS (hex)	-FS (V)	-FS (hex)
Vcc	6.5528V	FFF8	OV	0000
MON1	2.4997V	FFF8	OV	0000
MON2	2.4997V	FFF8	OV	0000
MON3	2.4997V	FFF8	0V	0000

To calculate the voltage measured from the register value, first calculate the LSB weight of the 16-bit register. The LSB weight is equal to the full-scale voltage span divided 65528. Next, convert the hexadecimal register value to decimal and multiply it times the LSB weight.

Example: Using the factory default V_{CC} trim, what voltage is measured if the V_{CC} register value is C340h? The LSB for V_{CC} is equal to $(6.5528V - 0V) / 65528 = 100.00\mu V$. C340h is equal to 49984 decimal, which yields a supply voltage equal to 49984 x $100.00\mu V = 4.9984V$. Table 5 shows more conversion examples based on the factory trimmed A/D settings.

The factory-programmed LSB for V_{CC} is $100\mu V$. The factory-programmed LSB weight for the MON channels is $38.147\mu V$.

Table 5. Voltage Monitor Conversion Examples

-			
SIGNAL	LSB WEIGHT μV)	REGISTER VALUE (HEX)	INPUT VOLTAGE (V)
Vcc	100.00	8080	3.2896
Vcc	100.00	C0F0	4.9392
MON1	38.147	AA00	1.6601
MON2	38.147	1880	0.2392
MON3	38.147	9CF0	1.5326

Voltage Monitor Calibration (Gain, Offset, and Right Shifting)

The DS1864 has the ability to scale each analog voltage's gain and offset to produce the desired digital result. Each of the inputs (VCC, MON1, MON2, MON3) has specific registers for the gain, offset, and right shifting (in memory Table 04h (Table 01h in DS1859 configuration)) allowing them to be individually calibrated.

To scale the gain and offset of the converter for a specific input, one must first know the relationship between the analog input and the expected digital result. The

input that would produce a digital result of all zeros is the null value (normally this input is GND). The input that would produce a digital result of all ones (FFF8h) is the full-scale (FS) value. The expected FS value is also found by multiplying FFF8h by the LSB weight.

The right-shifting operation on the A/D converter output is carried out based on the contents of Registers Right Shift1 and Right Shift2 in EEPROM. Each of the three analog channels (MON1 (Bias Current (IBI)), MON2 (Transmitted Power (TXP)), and MON3 (Received Power (RIN)) is allocated 3 bits to set the number of right shifts. Up to 7 right-shift operations are allowed and will be executed as a part of every conversion before the result is loaded in the corresponding measurement registers 62h to 69h. This is true during the setup of internal calibration as well as during subsequent data conversions.

Example: Since the FS digital reading is 65528 (FFF8h) LSBs, if the LSB's weight is $50\mu V$, then the FS value is $65528 \times 50\mu V = 3.2764V$.

A binary search is used to calibrate the gain of the converter. This requires forcing two known voltages on the input pin. It is preferred that one of the forced voltages is the null input and the other is 90% of FS. Since the LSB of the least significant bit in the digital reading register is known, the expected digital results can be calculated for both the null input and the 90% of full-scale value.

An explanation of the binary search used to scale the gain is best served with the following example pseudo-code:

```
/* Assume that the null input is 0.5V */
/* Assume that the requirement for the LSB is 50\mu V */
           FS = 65528 * 50e-6;
                                              /*3.2764V */
           CNT1 = 0.5 / 50e-6
                                              /* 1000 */
           CNT2 = 0.9 X FS / 50e-6;
                                              /* 58968 */
/* So the null input is 0.5V and 90% of FS is 2.94876V ^{*}/
           Set the input's offset register to zero
           gain_result = 0h;
                                   /* Working register for gain calculation */
                                   /* This is the max A/D value*/
            CLAMP = FFF0h:
           For n = 15 down to 0
           begin
                       gain_result = gain_result + 2^n;
                       Write gain_result to the input's gain register;
                       Force the 90% FS input (2.94876V);
                                = A/D result from DS1864;
                       Meas2
                       If Meas2 >= CLAMP
                       Then
                                   gain_result = gain_result - 2^n;
                       Flse
                                   Force the null input (0.5V)
                                   Meas1 = A/D result from DS1864
                                   If [(Meas2-Meas1)>(CNT2-CNT1)]
                                              gain_result = gain_result - 2^n;
           Write gain_result to the input's gain register;
```

The gain register is now set and the resolution of the conversion will match the expected LSB. Customers requiring nonzero null values (e.g., 0.5V as the example shows) must next calibrate the input's offset. If the desired null value is 0V, leave the offset register programmed to 0000h and skip this step.

To calibrate the offset register, program the gain register with the gain_result value determined above. Next, force the null input voltage (0.5V for the example) and read the digital result from the part (Meas1). The offset value can be calculated using the following formula:

$$OFFSET = -1 \times \left(\frac{Meas1}{4}\right)$$

This value is then programmed into the corresponding offset register.

Enhanced RSSI Monitoring (Dual-Range Functionality)

The DS1864 offers a brand new feature to improve the accuracy and range of MON3, which is most commonly used for monitoring RSSI. Predecessors of the DS1864, namely the DS1859 and the DS1856, feature programmable gain, offset, and right shifting (Scalable Dynamic Ranging) on each of the MON channels. These three elements are extremely beneficial when monitoring lowamplitude signals such as RSSI. The accuracy of the RSSI measurements is increased at the small cost of reduced range (of input signal swing). The DS1864 eliminates this tradeoff by offering "dual-range" calibration on the MON3 channel. This feature enables right shifting (along with its gain and offset settings) when the input signal is below a set threshold (within the range that benefits using right shifting) and then automatically disables right shifting (recalling different gain and offset settings) when the input signal exceeds the threshold. Also, to prevent "chattering," hysteresis prevents excessive switching between modes in addition to ensuring that continuity is maintained. Dual-range operation is enabled by default (factory programmed in EEPROM). However, it can easily be disabled by the RSSIF and RSSIC bits, which are described later in this section. When dual-range operation is disabled, MON3 operates identically to the other MON channels, although featuring a differential input.

Dual-range functionality consists of two modes of operation: fine mode and course mode. Each mode is calibrated for a unique transfer function, hence the term "dual range." Table 7 highlights the registers related to MON3. Fine mode is equivalent to the other MON channels and is similar to the DS1859 and DS1856. Fine mode is calibrated using the gain, offset, and right

shifting registers at locations shown in Table 7 and is ideal for relatively small analog input voltages. Course mode is automatically switched to when the input exceeds the threshold (to be discussed in a subsequent paragraph). Course mode is calibrated using different gain and offset registers, but lacks right shifting (since course mode is only used on large input signals). The gain and offset registers for course mode are also shown in Table 7. Additional information for each of the registers can be found in the memory map.

Dual-range operation is transparent to the end user. The results of MON3 analog-to-digital conversions are still stored/reported in the same memory locations (68 to 69h, Lower Memory) regardless of whether the conversion was performed in fine mode or course mode. The only way to tell which mode generated the digital result is by reading the RSSIS bit.

When the DS1864 is powered up, analog-to-digital conversions begin in a round-robin fashion. Every MON3 timeslice begins with a fine mode analog to digital conversion (using fine mode's gain, offset, and right-shifting settings). See the flowchart in Figure 15. Then, depending on whether the last MON3 timeslice resulted in a course mode conversion and also depending on the value of the current fine conversion, decisions are made whether to use the current fine mode conversion result or to make an additional conversion (within the same MON3 timeslice), using course mode (using course mode's gain and offset settings—and remember, no right shifting) and reporting the course mode result. The flowchart also illustrates how hysteresis is implemented. The fine mode conversion is compared to one of two thresholds. The actual threshold values are a function of the number of right shifts being used. Table 6 shows the threshold values for each possible number of right shifts.

The RSSIF and RSSIC bits are used to force fine mode or course mode conversions, or to disable the dual-range functionality. Dual-range functionality is enabled by default (both RSSIC and RSSIF are factory programmed to "0" in EEPROM). It can be disabled by setting RSSIC to 0 and RSSIF to 1. These bits are also useful when calibrating MON3. For additional information, see the *Memory Map*.

Fault Management

The DS1864 provides a variety of system alerts to help automate laser control. These alerts are in the form of fast-trip comparators, fast-trip alarm and warning thresholds, diagnostic alarm and warning thresholds, and configurable laser eye safety and shutdown logic. Fast-trip comparator values are measured against fast-trip thresholds to set alarms and to enable fault and



Table 6. MON3 Hysteresis Threshold Values

# OF RIGHT SHIFTS	FINE MODE MAX (HEX)	COURSE MODE MIN* (HEX)
0	FFF8	F000
1	7FFC	7800
2	3FFE	3C00
3	1FFF	1E00
4	0FFF	0F00
5	07FF	0780
6	03FF	03C0
7	01FF	01E0

^{*}This is the minimum reported course mode conversion.

Table 7. MON3 Configuration Registers

	FINE MODE	COURSE			
GAIN REGISTER	98 to 99h, Table 04h*	9A to 9Bh, Table 04h*			
OFFSET REGISTER	A8 to A9h, Table 04h*	AA to ABh, Table 04h*			
RIGHT SHIFT REGISTER	8Fh, Table 04h*	N/A			
RSSIC AND RSSIF BITS	8Ah, Table 04h*				
RSSIS BIT	77h, Lower Memory				
MON3 MEASUREMENT	68 to 69h, Lo	ower Memory			

^{*}Table 04h in DS1852 configuration or Table 01h in DS1859 configuration.

shutdown signals. Alarm and warning thresholds keep the system functioning within user-programmed parameters. All alarm and warning flags are active high. Fast-trip alarms and warnings can be configured to overwrite the diagnostic flags for the same function. Laser safety features are also implemented to accept and send alarm signals to control laser activity.

Fast-Trips

The three monitor channels (MON1, MON2, and MON3) have associated fast channels. A sequencer with fast-trip comparators monitors the three voltage channels: MON1 (Bias Current (IBI)), MON2 (Transmitted Power (TXP)), and MON3 (Received Power (RIN)). These signals are the same raw (uncalibrated) signals used for the diagnostic circuits. Five fast-trip flags (alarms and warnings) are generated: high-bias alarm (HBAL), high-bias warning (HBWA), high transmitted power (HTXP), low transmitted power (LTXP), and loss of received signal (LOS), see




Figure 15. Dual-Range Functionality Flowchart

Figure 12. These flags are located in Lower Memory, byte 73h. These flags are latched temporarily by design as required by the sequencer. In order to disable a comparator, set its threshold to 00h for low flags and FFh for high flags. The FT_enable bit (bit 3, byte 80h, Table 04h (Table 01h in DS1859 configuration)) determines if fast-trip alarms are enabled or disabled.

The thresholds for HBAL and HBWA can be programmed to be temperature compensated. Registers B0h to B7h for HBAL and B8h to BFh for HBWA of Table 04h (Table 01h in DS1859 configuration) are where the temperature-compensated alarm and warning thresholds are stored. Register DBh of Table 04h (Table 01h in DS1859 configuration) is the location of the HTXP programmable threshold. Register DCh of

Table 04h (Table 01h in DS1859 configuration) is the location of the LTXP programmable threshold. Register DDh of Table 04h (Table 01h in DS1859 configuration) is the location of the LOS programmable threshold.

Alarms and Warnings

There are ten comparators for alarms and ten comparators for warnings for the five analog channels: Vcc. Temperature, MON1, MON2, and MON3. These comparators have high and low threshold limits, which are used to determine when alarm and warning flags are triggered. A high alarm flag occurs when a comparator determines if the monitored analog value is above a programmable threshold. A low alarm flag occurs when a comparator determines if the monitored analog value is below a programmable threshold. The same applies for high and low warning flags, though warning flags are typically set to trip prior to the alarm flags. The programmable thresholds have a 2-byte set point in the same format as the ADC values stored in Lower Memory bytes 60h through 69h. The programmable high and low thresholds for both alarms and warnings are located in Lower Memory bytes 00h through 27h. The status bits for the alarm flags are located in Lower Memory bytes 70h and 71h. The status bits for the warning flags are located in Lower Memory bytes 74h and 75h. A high alarm or warning flag is set to a 1 when the corresponding digital value exceeds the user programmed high threshold. A low alarm or warning flag is set to a 1 when the corresponding digital value goes below the user-programmed low threshold. Comparisons of all measured values with high and low alarm and warning limits are done automatically.

The MASK bits control which flags can assert the maskable interrupt bit, MINT (bit 0, address 71h of the Lower Memory). The MASK bits are located in Table 01h, bytes F8h through FBh, or Table 05h, bytes F8h through FBh, depending on the state of the MASK bit (Table 04h (Table 01h in DS1859 configuration), byte DAh, bit 0). If the MASK bit is 0, then the values in addresses F8h through FBh in Table 05h will determine which flags will assert MINT. If the MASK bit is 1, then the values in addresses F8h through FBh in Table 01h (Table 00h in DS1859 configuration) will determine which flags will assert MINT.

TX-F, INTX-F, and TX-D

The TX-F pin is used to indicate a DAC shutdown and/or laser fault. See the logic diagram in Figure 12. The TXDC control bit (bit 6, byte 6Eh of the Lower Memory) is a software-controllable shutdown feature. It not only triggers TX-F to go active when set to a 1, but will also disable the DACs, shutting down the laser. The TX-D pin acts like a hardware version of the TXDC bit, triggering

the TX-F pin and disabling the DACs when set high. The MINT interrupt bit discussed earlier also can trigger the TX-F pin if configured to enable when one of its alarm or warning flags goes high. Four fast-trip flags also can trigger TX-F to go active. The INTX-F pin, used for triggering from an externally generated transmit fault signal, can also be used to trigger the TX-F pin. The INV bit (bit 2, byte 89h, Table 04h (Table 01h in DS1859 configuration)) is used to invert the polarity of the TX-F pin. TXF bit (bit 2, byte 6Eh, Lower Memory) is a status bit that indicates the state of the output pin TX-F. The TX-F pin is not latched, except in the case of a shutdown fault. The status of TX-F will reset to inactive upon removal of the causes of the alarms, or upon resetting of the shutdown fault. The TX-F pin is open drain.

RX-LOS and INLOS

The RX-LOS pin is used to indicate a loss of received signal on the MON3 (Received Power) input. RX-LOS can be triggered by either the external signal, INLOS, or the internal alarm, LOS flag. INLOS is an input pin that can be used to indicate a loss of signal generated from an external source. LOS flag (bit 2, byte 73h of Lower Memory) can also be used to indicate a loss of signal. LOS flag is active high when the value of MON3 goes below its threshold, set by programming byte DDh of Table 04h (Table 01h in DS1859 configuration) to the desired limit. To configure which signal triggers RX-LOS, the LOSC bit (bit 6, byte 89h, Table 04h (Table 01h in DS1859 configuration)) is used. If LOSC = 1. INLOS is used to trigger the RX-LOS indicator. If LOSC = 0, then the LOSC flag is used. The final control bit for this logic is the INVL bit. The INVL bit (bit 0, byte 89h, Table 04h (Table 01h in DS1859 configuration)) is used to invert the polarity of the RX-LOS pin. The RX-LOS pin is open drain. See Figure 13 for details.

FETG Laser Safety Features

An auxiliary shutdown signal FETG can be asserted during a safety fault to disconnect the laser from its supply as a laser safety disconnect. The polarity of this signal is determined by the FPOL bit (bit 7, byte DAh in Table 04h (Table 01h in DS1859 configuration)). If FPOL is 1, then FETG is high in a shutdown condition. If FPOL is 0, then FETG is low in a shutdown condition.

A safety fault is a latched event that is generated from the fast-trip flags (LTXP, HBAL, and HTXP). These flags can be independently configured to initiate a safety fault using the enable bits (bits 4, 5, and 6 in byte DAh of Table 04h (Table 01h in DS1859 configuration)). A 1 for these bits enables that specific flag to generate a safety fault, while a 0 masks the flag. When a safety fault is generated, the DACs are disabled (forced to a high-impedance state), FETG is disabled (driven low),



and TX-F is set active. A falling edge of transmit disable (the logic OR of TX-D/TXDC) will initiate a safety fault recovery. At this point, the FETG output and the DACs are enabled. The TX-F output will not be disabled until a tINITR1 time later. LTXP is masked during this time period to allow for system recovery. HBAL and HTXP flags are not masked and will generate another safety fault if their appropriate limit is exceeded. A safety fault is not generated on standard shutdowns (the logic OR of TX-D/TXDC).

Power-Up and Low-Voltage Operation

During power-up, the device is inactive until VCC exceeds the analog power-on-reset (VPOA), at which time the device becomes fully functional. Once VCC exceeds VPOA, the RDYB bit (address byte 6Eh, bit 0) is timed to go from a 1 to a 0 and indicates when A/D conversions begin. If VCC ever dips below VPOA, the RDYB bit reads as a 1 again. Once a device exceeds VPOA and the EEPROM is recalled, the values remain active (recalled) until VCC falls below VPOD.

As the device powers up, the V_{CC} low alarm flag defaults to a 1 until the first V_{CC} A/D conversion occurs and sets or clears the flag accordingly.

Memory Organization

The DS1864 memory map is divided into seven sections that include Auxiliary Memory, Lower Memory, and five Upper Memory tables. The Upper Memory tables are addressed by setting the Table Select Byte (7Fh in the Lower Memory) to the desired table number and accessing the upper memory locations (80h to FFh). The Lower Memory and Auxiliary Device can be addressed at any time regardless of the state of the Table Select Byte. The Lower Memory and Table 04h (Table 01h in DS1859 configuration) are used to configure the DS1864 and read the status of the monitors. Memory Tables 02h and 03h contain the temperature indexed DAC Lookup Tables. Memory Tables 05h and 01h (Table 00h in DS1859 configuration) contain masks for alarm and warning flags. Table 01h (Table 00h in DS1859 configuration) also contains password settings. The Mode bit (bit 3, byte 89h in Table 04h (Table 01h in DS1859 configuration)) selects between DS1852/ DS1856-compatible memory configuration or the DS1859-compatible memory configuration. See Figures 16 and 17 for more information.

Die Identification

DS1864 has an ID hard coded in its die. Three registers (Table 05h, bytes C0h to C2h) are assigned for this feature. Two registers are for the device ID, and a third register is for the version number. ID registers are hard-

wired at the time of manufacture and are globally readable through the I²C interface.

Memory Map Configurations

The default DS1864 memory configuration is compatible with the DS1852 memory map. The Mode bit (bit 3, register 89h of Table 04h (Table 01h in DS1859 configuration)) can be selected to make the DS1864 memory map compatible with the DS1859 memory map. Figure 16 shows the DS1852/DS1856 compatible configuration (default), and Figure 17 shows the DS1859-compatible configuration.

When the DS1864 is in the DS1852-compatible configuration, user memory is in Table 01h. In contrast, when the DS1864 is in the DS1859-compatible configuration (having set Mode to 1), user memory is in Table 00h. In addition, Table 04h in the DS1852 configuration will be reassigned as Table 01h in the DS1859 configuration.

Memory Protection and Passwords

The memory of the DS1864 is protected by two passwords, PW1 (user password) and a PW2 (vendor password). The password entry location for both passwords is in 7Bh-7Eh of Lower Memory and resides in SRAM. The PW2 password setting locations are in Table 04h (Table 01h in DS1859 configuration), registers C1h to C6h. The PW1 password settings are in Table 05h, registers D1h to D6h. Password setting and password entry bytes are write only (read as 0s).

Furthermore, the Auxiliary Memory and Main Device Memory are divided into eight blocks; see Table 9. The read and write protection for each block is activated by an enable bit. Two sets of enable bytes are used for both PW1 and PW2 level access, one byte to allow read access to the memory blocks and one byte for write access to the memory blocks. The two PW2 password enable bytes are located in Table 04h (Table 01h in DS1859 configuration), registers C1h and C2h. The PW1 password enable bytes are located in Table 05h. registers D1h and D2h. Table 8 shows how the password enable bytes can be configured to protect the memory blocks. Table 9 shows the bit assignments for each of the eight blocks of DS1864 memory. See the registers mentioned above in the Memory Map section for more details.

Note that regardless of read/write permissions for a given table, password settings and password entry are unconditionally read protected. They are write protected if the proper write enable bit is set to 1. Bytes 78h to 7Fh in Lower Memory are unprotected.




Figure 16. DS1852/DS1856-Compatible Configuration (Mode Bit = 0, Default)

EEPROM Write Disable

The \overline{SEE} control bit resides in Table 04h (Table 01h in DS1859 configuration), register 80h, bit 2. By default (\overline{SEE} bit = 0) these locations act as ordinary EEPROM. By setting \overline{SEE} = 1, these locations function as SRAM memory allowing an infinite number of write cycles. This also eliminates the requirement for the EEPROM write time. Because changes made with \overline{SEE} = 1 do not effect the EEPROM, these changes will not be retained through power cycles. The power-up value will be the last value written with \overline{SEE} = 0.




Figure 17. DS1859-Compatible Configuration (Mode Bit = 1)

Table 8. Password-Enable Chart

ENABLE BIT	ENABLE BIT	STATUS
PW2 (C1h, C2h) TABLE 04h (TABLE 01h IN DS1859 CONFIGURATION)	PW1 (D1h, D2h), TABLE 05h	_
0	0	UNPROTECTED
0	1	PW1 PASSWORD PROTECTED
1	X	PW2 PASSWORD PROTECTED

Table 9. Memory Block Assignments

MEMORY BLOCK (RANGE)	A0h (00h TO 7Fh) AUXILIARY DEVICE LOWER MEMORY	A0h (80h TO FFh) AUXILIARY DEVICE UPPER MEMORY	A2h (00h TO 7Ah) MAIN DEVICE LOWER MEMORY	A2h (80h TO F7h) TABLE 01h*	A2h (F8h TO FFh) TABLE 01h*	A2h (80h TO C7h) TABLE 04h AND TABLES* 02h, 03h	A2h (F8h TO FFh) TABLE 05h	A2h (D0h TO D6h) TABLE 05h
ENABLE BIT LOCATIONS	0	1	2	3	4	5	6	7

^{*}Table 01h becomes Table 00h in DS1859 configuration. Table 04h becomes Table 01h in DS1859 configuration.

DS186

SFP Laser Controller and Diagnostic IC

Memory Map

A0h Auxiliary Device Memory Register Descriptions

Auxiliary Registers 00h To FFh: GBIC Memory

FACTORY DEFAULT: 00h

MEMORY TYPE: EEPROM

These registers are used to store GBIC data as called out by the SFF-8472 specification. This block of EEPROM is accessed through I²C slave address A0h.

A2h Main Device, Lower Memory Register Descriptions

Lower Memory Register 00h to 01h: High Temperature Alarm Limit

FACTORY DEFAULT: 0000h

MEMORY TYPE: Shadowed Memory (SEE)

00h	S	2 ⁶	2 ⁵	24	2 ³	2 ²	2 ¹	2°
01h	2 ⁻¹	2 ⁻²	2 ⁻³	2-4	2 ⁻⁵	2-6	2 ⁻⁷	2-8

bit7

Temperature measurements above this threshold will set its corresponding alarm bit (Lower Memory Register 70h, bit 7). Measurements below this threshold will automatically clear its alarm bit.

Lower Memory Register 02h to 03h: Low Temperature Alarm Limit

FACTORY DEFAULT: 0000h

MEMORY TYPE: Shadowed Memory (SEE)

02h	S	2 ⁶	2 ⁵	24	2 ³	2 ²	2 ¹	2°
03h	2 ⁻¹	2 ⁻²	2 ⁻³	2-4	2 ⁻⁵	2-6	2 ⁻⁷	2 ⁻⁸
'								

bit7 bit0

Temperature measurements below this threshold will set its corresponding alarm bit (Lower Memory Register 70h, bit 6). Measurements above this threshold will automatically clear its alarm bit.

Lower Memory Register 04h to 05h: High Temperature Warning Limit

FACTORY DEFAULT: 0000h

MEMORY TYPE: Shadowed Memory (SEE)

04h	S	2 ⁶	2 ⁵	2 ⁴	2 ³	2 ²	2 ¹	2°
05h	2 ⁻¹	2 ⁻²	2 ⁻³	2-4	2 ⁻⁵	2 ⁻⁶	2 ⁻⁷	2 ⁻⁸

bit7 bit0

Temperature measurements above this threshold will set its corresponding warning bit (Lower Memory Register 74h, bit 7). Measurements below this threshold will automatically clear its warning bit.



Lower Memory Register 06h to 07h: Low Temperature Warning Limit

FACTORY DEFAULT: 0000h

MEMORY TYPE: Shadowed Memory (SEE)

06h	S	2^{6}	2 ⁵	2^{4}	2 ³	2 ²	2 ¹	2°
07h	2 ⁻¹	2 ⁻²	2 ⁻³	2-4	2 ⁻⁵	2-6	2 ⁻⁷	2 ⁻⁸
	bit7							bit0

Temperature measurements below this threshold will set its corresponding warning bit (Lower Memory Register 74h, bit 6). Measurements above this threshold will automatically clear its warning bit.

Lower Memory Register 08h to 09h: High V_{CC} Alarm Limit

FACTORY DEFAULT: 0000h

MEMORY TYPE: Shadowed Memory (SEE)

08h	2 ¹⁵	2 ¹⁴	2 ¹³	2 ¹²	2 ¹¹	210	2 ⁹	2 ⁸
09h	27	2 ⁶	2 ⁵	24	2 ³	2 ²	2 ¹	2°
	1 :17							1.116

bit7 bit0

Voltage measurements of the V_{CC} input above this threshold will set its corresponding alarm bit (Lower Memory Register 70h, bit 5). Measurements below this threshold will automatically clear its alarm bit.

Lower Memory Register 0Ah to 0Bh: Low V_{CC} Alarm Limit

FACTORY DEFAULT: 0000h

MEMORY TYPE: Shadowed Memory (SEE)

0Ah	215	214	2 ¹³	212	211	210	2 ⁹	2 ⁸
0Bh	27	2 ⁶	2 ⁵	2 ⁴	2 ³	2 ²	2 ¹	2°
	bit7							bit0

Voltage measurements of the V_{CC} input below this threshold will set its corresponding alarm bit (Lower Memory Register 70h, bit 4). Measurements above this threshold will automatically clear its alarm bit.

Lower Memory Register 0Ch to 0Dh: High V_{CC} Warning Limit

FACTORY DEFAULT: 0000h

MEMORY TYPE: Shadowed Memory (SEE)

0Ch	2 ¹⁵	214	2 ¹³	2 ¹²	2 ¹¹	210	2 ⁹	2 ⁸
0Dh	27	2 ⁶	2 ⁵	2 ⁴	2 ³	2 ²	2 ¹	2°
	hit7							hit∩

Voltage measurements of the V_{CC} input above this threshold will set its corresponding warning bit (Lower Memory Register 74h, bit 5). Measurements below this threshold will automatically clear its warning bit.

Lower Memory Register 0Eh to 0Fh: Low V_{CC} Warning Limit

FACTORY DEFAULT: 0000h

MEMORY TYPE: Shadowed Memory (SEE)

0Eh	2 ¹⁵	2 ¹⁴	2 ¹³	2 ¹²	2 ¹¹	2 ¹⁰	2 ⁹	2 ⁸
0Fh	27	2 ⁶	2 ⁵	2^{4}	2 ³	2 ²	2 ¹	2°
•	hit7							hit∩

Voltage measurements of the V_{CC} input below this threshold will set its corresponding warning bit (Lower Memory Register 74h, bit 4). Measurements above this threshold will automatically clear its warning bit.

Lower Memory Register 10h to 11h: High MON1 Alarm Limit

FACTORY DEFAULT: 0000h

MEMORY TYPE: Shadowed Memory (SEE)

10h	2 ¹⁵	214	2 ¹³	2 ¹²	2 ¹¹	210	2 ⁹	2 ⁸
11h	27	2 ⁶	2 ⁵	24	2 ³	2 ²	2 ¹	2°
	1.1.7							1.110

bit7

Voltage measurements of the MON1 input above this threshold will set its corresponding alarm bit (Lower Memory Register 70h, bit 3). Measurements below this threshold will automatically clear its alarm bit.

Lower Memory Register 12h to 13h: Low MON1 Alarm Limit

FACTORY DEFAULT: 0000h

MEMORY TYPE: Shadowed Memory (SEE)

12h	2 ¹⁵	2 ¹⁴	2 ¹³	2 ¹²	2 ¹¹	2 ¹⁰	2 ⁹	28
13h	27	2 ⁶	2 ⁵	2 ⁴	2 ³	2 ²	2 ¹	2°
	bit7							bit0

Voltage measurements of the MON1 input below this threshold will set its corresponding alarm bit (Lower Memory Register 70h, bit 2). Measurements above this threshold will automatically clear its alarm bit.

Lower Memory Register 14h to 15h: High MON1 Warning Limit

FACTORY DEFAULT: 0000h

MEMORY TYPE: Shadowed Memory (SEE)

14h	2 ¹⁵	214	2 ¹³	2 ¹²	2 ¹¹	210	2 ⁹	2 ⁸
15h	27	2 ⁶	2 ⁵	24	2 ³	2 ²	2 ¹	2°
	hit7							hit∩

Voltage measurements of the MON1 input above this threshold will set its corresponding warning bit (Lower Memory Register 74h, bit 3). Measurements below this threshold will automatically clear its warning bit.



Lower Memory Register 16h to 17h: Low MON1 Warning Limit

FACTORY DEFAULT: 0000h

MEMORY TYPE: Shadowed Memory (SEE)

16h	2 ¹⁵	2 ¹⁴	2 ¹³	2 ¹²	2 ¹¹	2 ¹⁰	2 ⁹	2 ⁸
17h	27	2 ⁶	2 ⁵	2^{4}	2 ³	2 ²	2 ¹	2º
•	bit7		•					bit0

Voltage measurements of the MON1 input below this threshold will set its corresponding warning bit (Lower Memory Register 74h, bit 2). Measurements above this threshold will automatically clear its warning bit.

Lower Memory Register 18h to 19h: High MON2 Alarm Limit

FACTORY DEFAULT: 0000h

MEMORY TYPE: Shadowed Memory (SEE)

18h	2 ¹⁵	214	2 ¹³	2 ¹²	2 ¹¹	210	2 ⁹	2 ⁸
19h	27	2 ⁶	2 ⁵	24	2 ³	2 ²	2 ¹	2°
	1 ::-7							1 ::0

bit7

Voltage measurements of the MON2 input above this threshold will set its corresponding alarm bit (Lower Memory Register 70h, bit 1). Measurements below this threshold will automatically clear its alarm bit.

Lower Memory Register 1Ah to 1Bh: Low MON2 Alarm Limit

FACTORY DEFAULT: 0000h

MEMORY TYPE: Shadowed Memory (SEE)

1Ah	2 ¹⁵	214	2 ¹³	2 ¹²	211	210	2 ⁹	2 ⁸
1Bh	27	2 ⁶	2 ⁵	2 ⁴	2 ³	2 ²	2 ¹	2°
	bit7							bit0

Voltage measurements of the MON2 input below this threshold will set its corresponding alarm bit (Lower Memory Register 70h, bit 0). Measurements above this threshold will automatically clear its alarm bit.

Lower Memory Register 1Ch to 1Dh: High MON2 Warning Limit

FACTORY DEFAULT: 0000h

MEMORY TYPE: Shadowed Memory (SEE)

1Ch	2 ¹⁵	214	2 ¹³	2 ¹²	2 ¹¹	210	2 ⁹	2 ⁸
1Dh	27	2 ⁶	2 ⁵	24	2 ³	2 ²	2 ¹	2°
•	hit7							hit∩

Voltage measurements of the MON2 input above this threshold will set its corresponding warning bit (Lower Memory Register 74h, bit 1). Measurements below this threshold will automatically clear its warning bit.

Lower Memory Register 1Eh to 1Fh: Low MON2 Warning Limit

FACTORY DEFAULT: 0000h

MEMORY TYPE: Shadowed Memory (SEE)

1Eh	2 ¹⁵	214	2 ¹³	2 ¹²	2 ¹¹	2 ¹⁰	2 ⁹	2 ⁸
1Fh	27	2 ⁶	2 ⁵	24	2 ³	2 ²	2 ¹	2°
	hi+7							hi+∩

Voltage measurements of the MON2 input below this threshold will set its corresponding warning bit (Lower Memory Register 74h, bit 0). Measurements above this threshold will automatically clear its warning bit.

Lower Memory Register 20h to 21h: High MON3 Alarm Limit

FACTORY DEFAULT: 0000h

MEMORY TYPE: Shadowed Memory (SEE)

20h	2 ¹⁵	214	2 ¹³	2 ¹²	211	2 ¹⁰	2 ⁹	2 ⁸
21h	27	2 ⁶	2 ⁵	2 ⁴	2 ³	2 ²	2 ¹	2°
	1 :17							1 :10

bit7 bit0

Voltage measurements of the MON3 input above this threshold will set its corresponding alarm bit (Lower Memory Register 71h, bit 7). Measurements below this threshold will automatically clear its alarm bit.

Lower Memory Register 22h to 23h: Low MON3 Alarm Limit

FACTORY DEFAULT: 0000h

MEMORY TYPE: Shadowed Memory (SEE)

22h	2 ¹⁵	214	2 ¹³	212	211	210	2 ⁹	2 ⁸
23h	27	2 ⁶	2 ⁵	2 ⁴	2 ³	2 ²	2 ¹	2°
	bit7							bit0

Voltage measurements of the MON3 input below this threshold will set its corresponding alarm bit (Lower Memory Register 71h, bit 6). Measurements above this threshold will automatically clear its alarm bit.

Lower Memory Register 24h to 25h: High MON3 Warning Limit

FACTORY DEFAULT: 0000h

MEMORY TYPE: Shadowed Memory (SEE)

24h	2 ¹⁵	214	2 ¹³	212	2 ¹¹	2 ¹⁰	2 ⁹	2 ⁸
25h	27	2 ⁶	2 ⁵	24	2 ³	2 ²	2 ¹	2°
	hit7							hit∩

Voltage measurements of the MON3 input above this threshold will set its corresponding warning bit (Lower Memory Register 75h, bit 7). Measurements below this threshold will automatically clear its warning bit.

Lower Memory Register 26h to 27h: Low MON3 Warning Limit

FACTORY DEFAULT: 0000h

MEMORY TYPE: Shadowed Memory (SEE)

26h	2 ¹⁵	2 ¹⁴	2 ¹³	2 ¹²	2 ¹¹	2 ¹⁰	2 ⁹	2 ⁸
27h	27	2 ⁶	2 ⁵	2^{4}	2 ³	2 ²	2 ¹	2°
•	bit7		•				•	bit0

Voltage measurements of the MON3 input below this threshold will set its corresponding warning bit (Lower Memory Register 75h, bit 6). Measurements above this threshold will automatically clear its warning bit.

Lower Memory Register 28h to 37h: Reserved Memory

28h to 37h RESERVED

Lower Memory Register 38h to 5Fh: External Calibration Constants

FACTORY DEFAULT: 00h

MEMORY TYPE: Nonvolatile (EEPROM)

38h TO 5Fh EEPROM

If external calibration constants are used for calibrating the transceiver module, they can be stored in this section of memory, reserved for such use under SFF-8472.

Lower Memory Register 60h to 61h: Measured Temperature

FACTORY DEFAULT: N/A

MEMORY TYPE: Volatile (SRAM)

60h	S	2 ⁶	2 ⁵	2^4	2 ³	2 ²	2 ¹	2°
61h	2 ⁻¹	2-2	2 ⁻³	2-4	2 ⁻⁵	2 ⁻⁶	2 ⁻⁷	2-8

bit7

Signed 2's complement direct-to-digital temperature measurement.

Lower Memory Register 62h to 63h: Measured V_{CC}

FACTORY DEFAULT: N/A

MEMORY TYPE: Volatile (SRAM)

62h	215	214	2 ¹³	2 ¹²	211	210	2 ⁹	2 ⁸
63h	27	2 ⁶	2 ⁵	24	2 ³	2 ²	2 ¹	2°

bit7

Unsigned voltage measurement of VCC.



Lower Memory Register 64h to 65h: Measured MON1

FACTORY DEFAULT: N/A

MEMORY TYPE: Volatile (SRAM)

64h	2 ¹⁵	214	2 ¹³	2 ¹²	2 ¹¹	2 ¹⁰	2 ⁹	2 ⁸
65h	27	2 ⁶	2 ⁵	24	2 ³	2 ²	2 ¹	2°
	1 22							1 ::0

bit7 bit0

Unsigned voltage measurement of MON1 signal.

Lower Memory Register 66h to 67h: Measured MON2

FACTORY DEFAULT: N/A

MEMORY TYPE: Volatile (SRAM)

66h	2 ¹⁵	2 ¹⁴	2 ¹³	2 ¹²	2 ¹¹	2 ¹⁰	2 ⁹	2 ⁸
67h	27	2 ⁶	2 ⁵	24	2 ³	2 ²	2 ¹	2°

bit7

Unsigned voltage measurement of MON2 signal.

Lower Memory Register 68h to 69h: Measured MON3

FACTORY DEFAULT: N/A

MEMORY TYPE: Volatile (SRAM)

68h	2 ¹⁵	2 ¹⁴	2 ¹³	2 ¹²	2 ¹¹	2 ¹⁰	2°	28
69h	27	2 ⁶	2 ⁵	24	2 ³	2 ²	2 ¹	2°

bit7

Unsigned voltage measurement of MON3 signal.

Lower Memory Register 6Ah to 6Dh: Reserved Memory



Lower Memory Register 6Eh: Logic States

POWER-ON VALUE: x0xx0xxx b

MEMORY TYPE: Volatile (SRAM)

WRITE ACCESS

6Eh

N/A ALL ALL N/A N/A N/A N/A N/A **TXDS TXDC** IN1S SELS **SELC** TXF RXL RDYB

bit7 bit0

bit7	TXDS: TX-Disable Status bit. Indicates the state of the TX-D pin. 0 = TX-D pin is low. 1 = TX-D pin is high.
bit6	TXDC: Soft TX-Disable bit. A control bit set by the user in order to control the On/Off state of both DAC outputs. 0 = DACs enabled (Default). 1 = Forces the DAC0 and DAC1 outputs to a high-impedance (off) mode.
bit5	IN1S: A status bit reflecting the state of the IN1 input pin.
bit4	SELS: A status bit reflecting the state of the RSEL input pin.
bit3	SELC: Soft Rate Select. A control bit that set by the user and OR'd with SELS to set the state of the RESELOUT pin. Used for bandwidth selection. 0 = (Default) 1 = This bit allows software control over the state of the RESELOUT pin.
bit2	TXF: A status bit that indicates the state of TX-F output pin. 0 = TX-F pin is at logic 0 1 = TX-F pin is at logic 1
bit1	RXL: A status bit that indicates the state of RX-LOS input pin. 0 = RX-LOS pin is at logic 0 1 = RX-LOS pin is at logic 1
bit0	RDBY: Ready Bar. 0 = V _{CC} is above POA. 1 = V _{CC} is below POA.

Lower Memory Register 6Fh: Reserved Memory

6Fh RESERVED FOR SFF-8079



Lower Memory Register 70h: Alarm Flags

POWER-ON VALUE: Determined after each channel's first analog-to-digital conversion.

MEMORY TYPE: Volatile (SRAM)

70h	TMPhi	TMPlo	V _C Chi	Vcclo	MON1hi	MON1lo	MON2hi	MON2lo
	bit7							bit0

bit7	TMPalmhi: High Alarm Status for Temperature measurement. 0 = Temperature measurement is below set limit. 1 = Temperature measurement is above set limit.
bit6	TMPalmlo: Low Alarm Status for Temperature measurement. 0 = Temperature measurement is above set limit. 1 = Temperature measurement is below set limit.
bit5	Vccalmhi: High Alarm Status for Vcc measurement. 0 = Vcc measurement is below set limit. 1 = Vcc measurement is above set limit.
bit4	V _{CC} almlo: Low Alarm Status for V _{CC} measurement. 0 = V _{CC} measurement is above set limit. 1 = V _{CC} measurement is below set limit.
bit3	MON1almhi: High Alarm Status for MON1 measurement. 0 = MON1 measurement is below set limit. 1 = MON1 measurement is above set limit.
bit2	MON1almlo: Low Alarm Status for MON1 measurement. 0 = MON1 measurement is above set limit. 1 = MON1 measurement is below set limit.
bit1	MON2almhi: High Alarm Status for MON2 measurement. 0 = MON2 measurement is below set limit. 1 = MON2 measurement is above set limit.
bit0	MON2almlo: Low Alarm Status for MON2 measurement. 0 = MON2 measurement is above set limit. 1 = MON2 measurement is below set limit.

Lower Memory Register 71h: Alarm Flags

POWER-ON VALUE: Determined after each channel's first analog-to-digital conversion.

MEMORY TYPE: Volatile (SRAM)

71h	MON3hi	MON3lo	RESERVED	MINT
	bit7			bit0

bit7	MON3almhi: High Alarm Status for MON3 measurement. 0 = MON3 measurement is below set limit. 1 = MON3 measurement is above set limit.
bit6	MON3almlo: Low Alarm Status for MON3 measurement. 0 = MON3 measurement is above set limit. 1 = MON3 measurement is below set limit.
bit5:1	Reserved
bit0	MINT: Maskable Interrupt. An interrupt output signal that is determined by unmasked alarm and warning flags. Masks of alarm and warning flags are located in Table 01h (Table 00h in DS1859 configuration), bytes F8h through FBh, or Table 05h, bytes F8h through FBh, depending on the state of the MASK bit (Table 04h (Table 01h in DS1859 configuration), byte DAh, bit 0), and determine the state of MINT. MINT is maskable to 0 if no interrupt is desired by setting bytes F8h through FBh to a value of 00h.

Lower Memory Register 72h: Reserved Memory

72h	RESERVED



Lower Memory Register 73h: Fast-Trip Flags

POWER-ON VALUE: 00h

MEMORY TYPE: Volatile (SRAM)

73h	0	0	0	HBWA flag	HBAL flag	LOS flag	LTXP flag	HTXP flag
	bit7							bit0

These are the results from the fast-trip comparators. If these flags are latched, they can be cleared by writing the flags to 0.

bit7:5	These bits are set to 0.
bit4	HBWA flag: Fast-trip flag indicating the High Bias Warning Limit has been exceeded. 0 = Bias measurement is below set limit. 1 = Bias measurement is above set limit.
bit3	HBAL flag: Fast-trip flag indicating the High Bias Alarm Limit has been exceeded. 0 = Bias measurement is below set limit. 1 = Bias measurement is above set limit.
bit2	LOS flag: Fast-trip flag indicating the Loss of Signal Limit has been exceeded. 0 = LOS measurement is above set limit. 1 = LOS measurement is below set limit.
bit1	LTXP flag: Fast-trip flag indicating the Low Transmit Power Limit has been exceeded. 0 = RSSI measurement is above set limit. 1 = RSSI measurement is below set limit.
bit0	HTXP flag: Fast-trip flag indicating the High Transmit Power Limit has been exceeded. 0 = RSSI measurement is below set limit. 1 = RSSI measurement is above set limit.

Lower Memory Register 74h: Warning Flags

POWER-ON VALUE: Determined after each channel's first analog-to-digital conversion.

MEMORY TYPE: Volatile (SRAM)

74h	TMPhi	TMPlo	V _C Chi	Vcclo	MON1hi	MON1lo	MON2hi	MON2lo
	bit7							bit0

bit7	TMPwrnhi: High Warning Status for Temperature measurement. 0 = Temperature measurement is below set limit. 1 = Temperature measurement is above set limit.
bit6	TMPwrnlo: Low Warning Status for Temperature measurement. 0 = Temperature measurement is above set limit. 1 = Temperature measurement is below set limit.
bit5	Vccwrnhi: High Warning Status for Vcc measurement. 0 = Vcc measurement is below set limit. 1 = Vcc measurement is above set limit.
bit4	Vccwrnlo: Low Warning Status for Vcc measurement. 0 = Vcc measurement is above set limit. 1 = Vcc measurement is below set limit.
bit3	MON1wrnhi: High Warning Status for MON1 measurement. 0 = MON1 measurement is below set limit. 1 = MON1 measurement is above set limit.
bit2	MON1wrnlo: Low Warning Status for MON1 measurement. 0 = MON1 measurement is above set limit. 1 = MON1 measurement is below set limit.
bit1	MON2wrnhi: High Warning Status for MON2 measurement. 0 = MON2 measurement is below set limit. 1 = MON2 measurement is above set limit.
bit0	MON2wrnlo: Low Warning Status for MON2 measurement. 0 = MON2 measurement is above set limit. 1 = MON2 measurement is below set limit.



Lower Memory Register 75h: Warning Flags

POWER-ON VALUE: Determined after each channel's first analog-to-digital conversion.

MEMORY TYPE: Volatile (SRAM)

75h	MON3hi	MON3lo	RESERVED
	bit7		bit0

bit7	MONwrn3hi: High Warning Status for MON3 measurement. 0 = MON3 measurement is below set limit. 1 = MON3 measurement is above set limit.
bit6	MON3wrnlo: Low Warning Status for MON3 measurement. 0 = MON3 measurement is above set limit. 1 = MON3 measurement is below set limit.
bit5:0	Reserved

Lower Memory Register 76h: Reserved Memory

76h	RESERVED



Lower Memory Register 77h: Conversion Updates

POWER-ON VALUE: 00h

MEMORY TYPE: Volatile (SRAM)

77h	TAU	V _{CC} U	MON1U	MON2U	MON3U	0	0	RSSIS
	bit7							bit0

Each of the status bits becomes a 1 after an update has occurred for the corresponding measurement. The user can write any of the status bits to a 0 and monitor for a transition to a 1 to verify that a measurement has occurred.

bit7	TAU: Temperature measurement update status bit. 0 = Temperature measurement has not yet been updated. 1 = Temperature measurement has been updated.
bit6	VccU: V _{CC} measurement update status bit. 0 = V _{CC} measurement has not yet been updated. 1 = V _{CC} measurement has been updated.
bit5	MON1U: MON1 measurement update status bit 0 = MON1 measurement has not yet been updated. 1 = MON1 measurement has been updated.
bit4	MON2U: MON2 measurement update status bit. 0 = MON2 measurement has not yet been updated. 1 = MON2 measurement has been updated.
bit3	MON3U: MON3 measurement update status bit. 0 = MON3 measurement has not yet been updated. 1 = MON3 measurement has been updated.
bit2	This status bit is set to 0.
bit1	This bit is reserved and reads as 0.
bit0	RSSIS: Indicates which range is being reported for MON3 internal calibration. 0 = Fine range is being reported. 1 = Coarse range is being reported.

Lower Memory	Register 78h	to 7Ah:	Reserved Memory	y
--------------	--------------	---------	-----------------	---

78h to 7Ah	RESERVED
/8h to /Ah	MESERVEL)
7 011 10 77 111	TEOLIT ED



Lower Memory Register 7Bh to 7Eh: Password Entry Bytes

POWER-ON VALUE: 0000 0000h

MEMORY TYPE: Volatile (SRAM)

7Bh	231	230	229	2 ²⁸	2 ²⁷	2 ²⁶	2 ²⁵	2 ²⁴
7Ch	2 ²³	2 ²²	2 ²¹	2 ²⁰	2 ¹⁹	2 ¹⁸	2 ¹⁷	2 ¹⁶
7Dh	2 ¹⁵	2 ¹⁴	2 ¹³	2 ¹²	2 ¹¹	2 ¹⁰	2 ⁹	2 ⁸
7Eh	27	2 ⁶	2 ⁵	24	2 ³	2 ²	2 ¹	2°
•	bit7							bit0

The password is entered into the four bytes to gain PW1 or PW2 level access. There are two levels of passwords for the DS1864. The lower level password (PW1) will have access to unprotected areas plus those made available with PW1. The higher level password (PW2) will have all of the access of PW1 plus those made available with PW2. See the Memory Protection section for

details on password access.

Lower Memory Register 7Fh: Table Select Byte

POWER-ON VALUE: See below

MEMORY TYPE: Volatile (SRAM)

7Fh	0	0	0	0	0	2^{2}	2 ¹	2°	
	bit7							bit0	

The upper memory tables of the DS1864 are selected by writing the desired Table value in this register. For example, if Table 04h is to be selected, the value 04h will be written to register 7Fh. The Power On value of the Table Select Byte is determined by the value written in Table 04h (Table 01h in DS1859 configuration), register C7h.

Table 01h In Default DS1852 Configuration, (Table 00h in DS1859 Configuration) Register Descriptions

Table 01h (Table 00h in DS1859 Configuration), 80h to F7h: User Memory

FACTORY DEFAULT: 00h

MEMORY TYPE: Nonvolatile (EEPROM)

This is general use EEPROM.



Table 01h (Table 00h in DS1859 Configuration), F8h: Alarm Masks

FACTORY DEFAULT: 00h

MEMORY TYPE: Shadowed Memory (SEE)

F8h	TMPhi	TMPlo	V _C hi	Vcclo	MON1hi	MON1lo	MON2hi	MON2lo	
	hit7							hit∩	-

Bytes F8h and F9h configure a maskable interrupt, determining which alarm flags assert the MINT bit (Lower Memory, byte 71h, bit 0). If one of the interrupt is desired, its bit must be written to a 1 here. If no interrupt is desired, the bit should be written to a 0.

These bit locations do not match the register locations as called out in the SFF-8472, therefore another four byte set is also stored in Table 05h, registers F8h to FBh. The MASK configuration bit (Table 04h (Table 01h in DS1859 configuration), register DAh, bit 0) determines which of these mask sets is used to generate the MINT interrupt.

bit7	TMPalmhimask: Determines if an interrupt is generated for a High Temperature Alarm Flag. 0 = No interrupt is generated. 1 = An interrupt is generated.
bit6	TMPalmlomask: Determines if an interrupt is generated for a Low Temperature Alarm Flag. 0 = No interrupt is generated. 1 = An interrupt is generated.
bit5	Vccalmhimask: Determines if an interrupt is generated for a High Vcc Alarm Flag. 0 = No interrupt is generated. 1 = An interrupt is generated.
bit4	Vccalmlomask: Determines if an interrupt is generated for a Low Vcc Alarm Flag. 0 = No interrupt is generated. 1 = An interrupt is generated.
bit3	 MON1almhimask: Determines if an interrupt is generated for a High MON1 Alarm Flag. 0 = No interrupt is generated. 1 = An interrupt is generated.
bit2	MONalmlomask: Determines if an interrupt is generated for a Low MON1 Alarm Flag. 0 = No interrupt is generated. 1 = An interrupt is generated.
bit1	MON2almhimask: Determines if an interrupt is generated for a High MON2 Alarm Flag. 0 = No interrupt is generated. 1 = An interrupt is generated.
bit0	MON2almlomask: Determines if an interrupt is generated for a Low MON2 Alarm Flag. 0 = No interrupt is generated. 1 = An interrupt is generated.



Table 01h (Table 00h in DS1859 Configuration), F9h: Alarm Masks

FACTORY DEFAULT: 00h

MEMORY TYPE: Shadowed Memory (SEE)

F9h	MON3hi	MON3lo	RESERVED	
	bit7		k	bit0

These bytes configure a maskable interrupt, determining which alarm flags assert the MINT bit (Lower Memory, byte 71h, bit 0). If one of the interrupts is desired, its bit must be written to a 1 here. If no interrupt is desired, the bit should be written to a 0.

These bit locations do not match the register locations as called out in the SFF-8472, therefore another four byte set is also stored in another location (Table 05h, registers F8h to FBh). The MASK configuration bit (Table 04h (Table 01h in DS1859 configuration), register DAh, bit 0) determines which mask sets is used to generate the MINT interrupt.

bit7	MONalm3himask: Determines if an interrupt is generated for a High MON3 Alarm Flag. 0 = No interrupt is generated. 1 = An interrupt is generated.
bit6	MON3almlomask: Determines if an interrupt is generated for a Low MON3 Alarm Flag. 0 = No interrupt is generated. 1 = An interrupt is generated.
bit5:0	Reserved.

Table 01h (Table 00h in DS1859 Configuration), FAh: Warning Masks

FACTORY DEFAULT: 00h

MEMORY TYPE: Shadowed Memory (SEE)

FAh	TMPhi	TMPlo	V _C hi	V _C lo	MON1hi	MON1lo	MON2hi	MON2lo
	bit7							bit0

These bytes configure a maskable interrupt, determining which warning flags assert the MINT bit (Lower Memory, byte 71h, bit 0). If one of the interrupts is desired, its bit must be written to a 1 here. If no interrupt is desired, the bit should be written to a 0.

These bit locations do not match the register locations as called out in the SFF-8472, therefore another four byte set is also stored in another location (Table 05h, registers F8h to FBh). The MASK configuration bit (Table 04h (Table 01h in DS1859 configuration), register DAh, bit 0) determines which of these mask sets is used to generate the MINT interrupt.

bit7	TMPwrnhimask: Determines if an interrupt is generated for a High Temperature Warning Flag. 0 = No interrupt is generated. 1 = An interrupt is generated.
bit6	TMPwrnlomask: Determines if an interrupt is generated for a Low Temperature Warning Flag. 0 = No interrupt is generated. 1 = An interrupt is generated.
bit5	Vccwrnhimask: Determines if an interrupt is generated for a High Vcc Warning Flag. 0 = No interrupt is generated. 1 = An interrupt is generated.
bit4	Vccwrnlomask: Determines if an interrupt is generated for a Low Vcc Warning Flag. 0 = No interrupt is generated. 1 = An interrupt is generated.
bit3	MON1wrnhimask: Determines if an interrupt is generated for a High MON1 Warning Flag. 0 = No interrupt is generated. 1 = An interrupt is generated.
bit2	MONwrnlomask: Determines if an interrupt is generated for a Low MON1 Warning Flag. 0 = No interrupt is generated. 1 = An interrupt is generated.
bit1	MON2wrnhimask: Determines if an interrupt is generated for a High MON2 Warning Flag. 0 = No interrupt is generated. 1 = An interrupt is generated.
bit0	MON2wrnlomask: Determines if an interrupt is generated for a Low MON2 Warning Flag. 0 = No interrupt is generated. 1 = An interrupt is generated.



Table 01h (Table 00h in DS1859 Configuration), FBh: Warning Masks

FACTORY DEFAULT: 00h

MEMORY TYPE: Shadowed Memory (SEE)

FBh	MON3hi	MON3lo	RESERVED
	bit7		bit0

These bytes configure a maskable interrupt, determining which warning flags assert the MINT bit (Lower Memory, byte 71h, bit 0). If one of the interrupts is desired, its bit must be written to a 1 here. If no interrupt is desired, the bit should be written to a 0.

These bit locations do not match the register locations as called out in the SFF-8472, therefore another four byte set is also stored in another location (Table 05h, registers F8h to FBh). The MASK configuration bit (Table 04h (Table 01h in DS1859 configuration), register DAh, bit 0) determines which mask sets is used to generate the MINT interrupt.

bit7	MON3wrnhimask: Determines if an interrupt is generated for a High MON3 Warning Flag. 0 = No interrupt is generated. 1 = An interrupt is generated.
bit6	MON3wrnlomask: Determines if an interrupt is generated for a Low MON3 Warning Flag. 0 = No interrupt is generated. 1 = An interrupt is generated.
bit5:0	Reserved.

Table 01h (Table 00h in DS1859 Configuration), FCh to FFh: General Memory

FACTORY DEFAULT: 00h

MEMORY TYPE: Shadowed Memory (SEE)

This is memory reserved for general use.

Table 02h Register Descriptions

Table 02h, 80h to C7h: Temperature Lookup Table For DAC0

FACTORY DEFAULT: 00h

MEMORY TYPE: Nonvolatile (EEPROM)

80h to C7h EEPROM

bit7 bit0

This is the lookup table (LUT) for the DAC0 settings.



Table 03h Register Descriptions

Table 03h, 80h to C7h: Temperature Lookup Table For DAC1

FACTORY DEFAULT: 00h

MEMORY TYPE: Nonvolatile (EEPROM)

80h to C7h EEPROM

bit7 bit0

This is the lookup table (LUT) for the DAC1 settings.

Table 04h In Default DS1852 Configuration, (Table 01h in DS1859 Configuration) Register Descriptions

Table 04h (Table 01h in DS1859 Configuration), 80h: Mode

POWER-ON VALUE: 0Bh

MEMORY TYPE: Volatile (SRAM)

80h 0 0 0 FT_enable SEE TEN AEN
bit7 bit0

DILO

This byte controls the different modes of the DS1864. It controls the analog-to-digital updates, the shadowed EEPROM functionality and the fast-trip comparators.

bit7:4	Value is 0.
bit3	FT_enable: Determines if the fast-trip comparators used to set fast-trip alarms are enabled or disabled. 0 = Fast-trips are disabled. 1 = Fast-trips are enabled.
bit2	SEE: Determines if the Shadowed EEPROM acts like SRAM or EEPROM. 0 = Acts like EEPROM (Nonvolatile). 1 = Acts like SRAM (Volatile).
bit1	TEN: Determines if the temperature conversions are enabled or disabled. 0 = Temperature conversions disabled. DAC0 and DAC1 settings can be controlled manually by writing to registers 82h and 83h in Table 04h (Table 01h in DS1859 configuration). 1 = Temperature conversions enabled. Lookup tables in automatic control mode. (default)
bit0	AEN: Determines if the address calculations from the LUT are enabled or disabled. This bit controls a test mode setting that can allow manual control over the temperature index, Table 04h (Table 01h in DS1859 configuration), Register 81h. 0 = Test mode. Manual control over Temperature Index enabled. 1 = Normal operation. Temperature index calculations automatically carried out.

Table 04h (Table 01h in DS1859 Configuration), 81h: Temperature Index Byte

FACTORY DEFAULT: 00h until first temperature conversion.

MEMORY TYPE: Volatile (SRAM)

81h 2⁷ 2⁶ 2⁵ 2⁴ 2³ 2² 2¹ 2⁰ bit0

This byte is the temperature calculated index used to select the address of DAC settings in the lookup tables.



Table 04h (Table 01h in DS1859 Configuration), 82h: DAC0 Value

FACTORY DEFAULT: DACO value is high-impedance (Hi-Z) until programmed value is recalled from

MEMORY TYPE: Volatile (SRAM)

82h	27	2 ⁶	2 ⁵	2 ⁴	2 ³	2 ²	2 ¹	2°	
	bit7							bit0	

DAC values from 00h to FFh for DAC0 are stored here. Under normal operation, the LUTs automatically select the DAC setting according to the values programmed into the corresponding LUT. This byte is updated automatically based on the current temperature and is corresponding setting in the LUT.

Table 04h (Table 01h in DS1859 Configuration), 83h: DAC1 Value

FACTORY DEFAULT: DAC1 value is high-impedance (Hi-Z) until programmed value is recalled from

MEMORY TYPE: Volatile (SRAM)

83h 2⁷ 2⁶ 2⁵ 2⁴ 2³ 2² 2¹ 2⁰
bit7

DAC values from 00h to FFh for DAC1 are stored here. Under normal operation, the LUTs automatically select the DAC setting according to the values programmed into the corresponding LUT. This byte is updated automatically based on the current

temperature and is corresponding setting in the LUT.

Table 04h (Table 01h in DS1859 Configuration), 84h to 87h: Reserved Memory

84h to 87h	RESERVED
0411100111	NEGENVED



Table 04h (Table 01h in DS1859 Configuration), 88h: Configuration And Status

FACTORY DEFAULT: 00h

MEMORY TYPE: Shadowed Memory (SEE)

88h	IN1C	X	INV1	FT_latch	DAC1R	DAC0R	Alatch	Wlatch
	bit7							bit0

bit7	IN1C: Software control bit for IN1 value. 0 = No interrupt is generated on OUT1. 1 = An interrupt is generated on OUT1.
bit6	No function.
bit5	INV1: Allows inversion of OUT1 pin value. OUT1=INV1[(IN1C)OR(IN1S)], where IN1S is from register 6Eh. 0 = No interrupt is generated. 1 = An interrupt is generated.
bit4	FT_latch: Configures fast-trip flags to be latched or unlatched. 0 = Fast-trip flags unlatched. 1 = Fast-trip flags latched. They will clear when written to 0's.
bit3	DAC1R: Range select for DAC1. 0 = The 0.5mA range is selected. 1 = The 1.5mA range is selected.
bit2	DACOR: Range select for DACO. 0 = The 0.5mA range is selected. 1 = The 1.5mA range is selected.
bit1	Alatch: Alarm Latch. Configures alarm flags to be latched or unlatched. 0 = Alarm flags unlatched. 1 = Alarm flags latched. They will clear when written to 0s.
bit0	Wlatch: Warning Latch. Configures warning flags to be latched or unlatched. 0 = Warning flags unlatched. 1 = Warning flags latched. They will clear when written to 0s.



Table 04h (Table 01h in DS1859 Configuration), 89h: Logic Configuration

FACTORY DEFAULT: 00h

MEMORY TYPE: Shadowed Memory (SEE)

89h X LOSC X ADFIX Mode INV X INVL

bit7 bit0

Logic control bits for alarm and warning flags, as well as internal and external signals.

bit7	This bit is not used.
bit6	LOSC: A LOS channel configuration bit. 0 = The analog signal MON3, resulting from RSSI, is compared to a threshold, asserting LOS if it is lower than the threshold. 1 = A digital input signal, INLOS, is used as the source for the LOS signal.
bit5	This bit is not used.
bit4	ADFIX: Determines which I ² C slave address is used. 0 = A2h I ² C address selected (default). 1 = I ² C address determined by value in Table 04h (Table 01h in DS1859 configuration), register 8Ch.
bit3	Mode: Selects between DS1852/DS1856 memory configuration or DS1859 memory configuration. The next I ² C command will be to the selected configuration if a change is made. Does not require a power cycle. 0 = DS1852 configuration selected (default). 1 = DS1859 configuration selected.
bit2	INV: Used for polarity inversion or non-inversion if an externally generated TXF is used. See Figure 12. TX-F=[INV[XOR]INTXF]
bit1	This bit is not used.
bit0	INVL: Used for polarity inversion or non-inversion if an externally generated INLOS signal is used. RXLOS=[INVL[XOR]INLOS]

Table 04h (Table 01h in DS1859 Configuration), 8Ah: Configuration

FACTORY DEFAULT: 00h

MEMORY TYPE: Shadowed Memory (SEE)

8Ah X X X X X X X RSSIC RSSIF
bit7 bit0

Forces coarse or fine measurement for MON3 (RSSI) input. Note: Dual-range functionality can be disabled by writing this register to 01h.

bit7:2	No function.
bit1	RSSIC: Force the dual range conversion to use Coarse measurement only. This is used for calibration of MON3. 0 = Coarse measurement not forced. 1 = Coarse measurement forced. If both RSSIC and RSSIF are 1, then the Coarse measurement is used.
bit0	RSSIF: Force the dual range conversion to use Fine measurement only. This is used for calibration of MON3. 0 = Fine measurement not forced. 1 = Fine measurement forced. If both RSSIC and RSSIF are 1, then the Coarse measurement is used.



Table 04h (Table 01h in DS1859 Configuration), 8Bh: Reserved Memory

8Bh RESERVED

Table 04h (Table 01h in DS1859 Configuration), 8Ch: Main Device Address

FACTORY DEFAULT: A2h

MEMORY TYPE: Shadowed Memory (SEE)

8Ch 2⁷ 2⁶ 2⁵ 2⁴ 2³ 2² 2¹ 2⁰ bit7

Contains the Main Device address. If ADFIX = 1, then the value in this register determines the I^2C slave address for the Main Device memory. If ADFIX = 0, the slave address is A2h. There are 128 possible addresses that can be programmed. If ADFIX = 1 and this register was changed to A0h, GBIC memory will not be addressed.

Table 04h (Table 01h in DS1859 Configuration), 8Dh: Reserved Memory

8Dh RESERVED

Table 04h (Table 01h in DS1859 Configuration), 8Eh: Right-Shift Control

FACTORY DEFAULT: 00h

MEMORY TYPE: Shadowed Memory (SEE)

8Eh Reserved MON1² MON1¹ MON1⁰ Reserved MON2² MON2¹ MON2⁰

bit7 bit0

Control right shifts for the monitor channels.

bit7	Reserved
bit6:4	MON1²-MON1º: Allows for right-shifting the final answer of MON1 voltage measurements. Allows for scaling the measurements to the smallest full-scale voltage and then right-shifting the result so the reading is weighted to the correct lsb.
bit3	Reserved
bit2:0	MON2 ² -MON2 ⁰ : Allows for right-shifting the final answer of MON2 voltage measurements. Allows for scaling the measurements to the smallest full-scale voltage and then right-shifting the result so the reading is weighted to the correct lsb.

Table 04h (Table 01h in DS1859 Configuration), 8Fh: Right-Shift Control

FACTORY DEFAULT: 30h

MEMORY TYPE: Shadowed Memory (SEE)

8Fh RESERVED MON3¹ MON3⁰ RESERVED

bit7

Control right shifts for the monitor channels.

bit7	Reserved
bit6:4	MON3 ² -MON3 ⁶ : Allows for right-shifting the final answer of MON3 voltage measurements. Allows for scaling the measurements to the smallest full-scale voltage and then right-shifting the result so the reading is weighted to the correct lsb. This only applies to "Fine" conversions.
bit3:0	Reserved

Table 04h (Table 01h in DS1859 Configuration), 90h to 91h: Reserved Memory

90h to 91h RESERVED

Table 04h (Table 01h in DS1859 Configuration), 92h to 93h: Gain Calibration For VCC

FACTORY DEFAULT: ####h

MEMORY TYPE: Shadowed Memory (SEE)

92h 2^{15} 2^{14} 2^{13} 2^{12} 2^{11} 2^{10} 2^{9} 2^{8} 93h 2^{7} 2^{6} 2^{5} 2^{4} 2^{3} 2^{2} 2^{1} 2^{0}

bit7 bit0

Controls gain of the V_{CC} measurements.

Table 04h (Table 01h in DS1859 Configuration), 94h to 95h: Gain Calibration For MON1

FACTORY DEFAULT: ####h

MEMORY TYPE: Shadowed Memory (SEE)

94h 2¹⁵ 2¹⁴ 2¹³ 2¹² 2¹¹ 2¹⁰ 2⁹ 2⁸ 95h 2⁷ 2⁶ 2⁵ 2⁴ 2³ 2² 2¹ 2⁰

bit7 bit0

Controls gain of the MON1 measurements. Refer to the Temperature Monitor Offset Calibration section

Table 04h (Table 01h in DS1859 Configuration), 96h to 97h: Gain Calibration For MON2

FACTORY DEFAULT: ####h

MEMORY TYPE: Shadowed Memory (SEE)

 2^{15} 2^{14} 2^{12} 2^{11} 2¹⁰ 96h 2° 2^{8} 2^{7} 2^6 2^{5} 2^4 2^3 2^{2} 2^1 2^{0} 97h

bit7 bit0

Controls gain of the MON2 measurements.



Table 04h (Table 01h in DS1859 Configuration), 98h to 99h: Gain Calibration For MON3 (Fine)

FACTORY DEFAULT: ####h

MEMORY TYPE: Shadowed Memory (SEE)

98h	2 ¹⁵	214	2 ¹³	2 ¹²	2 ¹¹	2 ¹⁰	2°	2 ⁸
99h	27	2^6	2 ⁵	2^4	2 ³	2^{2}	2 ¹	20

bit7

Controls gain of the MON3 Fine measurements.

Table 04h (Table 01h in DS1859 Configuration), 9Ah to 9Bh: Gain Calibration For MON3 (Coarse)

FACTORY DEFAULT: ####h

MEMORY TYPE: Shadowed Memory (SEE)

9Ah	2 ¹⁵	2 ¹⁴	2 ¹³	2 ¹²	211	2 ¹⁰	2°	2 ⁸
9Bh	27	2^6	2 ⁵	24	2^3	2 ²	2 ¹	2°

bit7 bit0

Controls gain of the MON3 Coarse measurements.

Table 04h (Table 01h in DS1859 Configuration), A2h to A3h: Offset Calibration For VCC

FACTORY DEFAULT: ####h

MEMORY TYPE: Shadowed Memory (SEE)

A2h	S	S	2 ¹⁵	2 ¹⁴	2 ¹³	2 ¹²	2 ¹¹	2 ¹⁰
A3h	2°	2 ⁸	27	2 ⁶	2 ⁵	2 ⁴	2 ³	2 ²

bit7

Controls offset of the V_{CC} measurements.

Table 04h (Table 01h in DS1859 Configuration), A4h to A5h: Offset Calibration For MON1

FACTORY DEFAULT: ####h

MEMORY TYPE: Shadowed Memory (SEE)

A4h	S	S	2 ¹⁵	214	2 ¹³	2 ¹²	2 ¹¹	2 ¹⁰
A5h	2 ⁹	2 ⁸	27	2 ⁶	2 ⁵	2 ⁴	2 ³	2 ²

bit7

Controls offset of the MON1 measurements.

Table 04h (Table 01h in DS1859 Configuration), A6h to A7h: Offset Calibration For MON2

FACTORY DEFAULT: ####h

MEMORY TYPE: Shadowed Memory (SEE)

A6h	S	S	2 ¹⁵	2 ¹⁴	2 ¹³	2 ¹²	2 ¹¹	2 ¹⁰
A7h	2°	2 ⁸	27	2 ⁶	2 ⁵	2 ⁴	2 ³	2 ²

bit7 bit0

Controls offset of the MON2 measurements.



Table 04h (Table 01h in DS1859 Configuration), A8h to A9h: Offset Calibration For MON3 (Fine)

FACTORY DEFAULT:

####h

MEMORY TYPE:

Shadowed Memory (SEE)

A8h	S	S	2 ¹⁵	214	2 ¹³	2 ¹²	2 ¹¹	210
A9h	2 ⁹	2 ⁸	27	2^{6}	2 ⁵	2^{4}	2 ³	2 ²
	bit7							bit0

Controls offset of the MON3 Fine measurements.

Table 04h (Table 01h in DS1859 Configuration), AAh To ABh: Offset Calibration For MON3 (Coarse)

FACTORY DEFAULT:

####h

MEMORY TYPE:

Shadowed Memory (SEE)

AAh	S	S	2 ¹⁵	2 ¹⁴	2 ¹³	2 ¹²	2 ¹¹	210
ABh	2°	2 ⁸	27	2 ⁶	2 ⁵	24	2 ³	2 ²

bit0 bit7

Controls offset of the MON3 Coarse measurements.

Table 04h (Table 01h in DS1859 Configuration), ACh To ADh: Reserved Memory

ACh to ADh **RESERVED**

Table 04h (Table 01h in DS1859 Configuration), AEh To AFh: Offset Calibration For Temperature

FACTORY DEFAULT:

####h

MEMORY TYPE:

Shadowed Memory (SEE)

AEh	S	2 ⁸	27	2^6	2 ⁵	2 ⁴	2 ³	2 ²
AFh	2 ¹	2°	2 ⁻¹	2 ⁻²	2 ⁻³	2-4	2 ⁻⁵	2 ⁻⁶

bit0 bit7

Controls offset of the temperature measurements.



Table 04h (Table 01h in DS1859 Configuration), B0h to B7h: Thresholds For High-Bias Alarm Flags (HBAL)

FACTORY DEFAULT: FFh

MEMORY TYPE: Shadowed Memory (SEE)

B0h	27	2 ⁶	2 ⁵	2 ⁴	2 ³	2 ²	2 ¹	2º
B1h	27	2 ⁶	2 ⁵	2 ⁴	2 ³	2 ²	2 ¹	2°
B2h	27	2 ⁶	2 ⁵	24	2 ³	2 ²	2 ¹	2°
B3h	27	2 ⁶	2 ⁵	2 ⁴	2 ³	2 ²	2 ¹	2°
B4h	27	2^{6}	2 ⁵	2^4	2 ³	2 ²	2 ¹	2°
B5h	27	2 ⁶	2 ⁵	2 ⁴	2 ³	2 ²	2 ¹	2°
B6h	27	2 ⁶	2 ⁵	24	2 ³	2 ²	2 ¹	2°
B7h	27	2 ⁶	2 ⁵	2^4	2 ³	2 ²	2 ¹	2°
	bit7	•	•		•	•	•	bit0

These represent the high thresholds for comparing bias levels. Each alarm byte contains the value for the threshold corresponding to the temperature range indicated below. Only the upper 8 bits of the 16 bit measurement are compared here.

B0h	Alarm byte location when temperature is less than -8°C.
B1h	Alarm byte location when temperature in the range of -8°C to +8°C.
B2h	Alarm byte location when temperature in the range of +8°C to +24°C.
B3h	Alarm byte location when temperature in the range of +24°C to +40°C.
B4h	Alarm byte location when temperature in the range of +40°C to +56°C.
B5h	Alarm byte location when temperature in the range of +56°C to +72°C.
B6h	Alarm byte location when temperature in the range of +72°C to +88°C.
B7h	Alarm byte location when temperature is greater than +88°C.

bit0

SFP Laser Controller and **Diagnostic IC**

Table 04h (Table 01h in DS1859 Configuration), B8h to BFh: Thresholds For High-Bias Warning Flags (HBWA)

FACTORY DEFAULT: FFh

bit7

MEMORY TYPE: Shadowed Memory (SEE)

B8h	27	2 ⁶	2 ⁵	2 ⁴	2 ³	2 ²	2 ¹	2°
B9h	27	2 ⁶	2 ⁵	2 ⁴	2 ³	2 ²	2 ¹	2°
BAh	27	2^{6}	2 ⁵	2 ⁴	2 ³	2^{2}	2 ¹	2°
BBh	27	2 ⁶	2 ⁵	2 ⁴	2 ³	2 ²	2 ¹	2°
BCh	27	2 ⁶	2 ⁵	2 ⁴	2 ³	2 ²	2 ¹	2°
BDh	27	2 ⁶	2 ⁵	2 ⁴	2 ³	2 ²	2 ¹	2°
BEh	27	2 ⁶	2 ⁵	2 ⁴	2 ³	2^{2}	2 ¹	2°
BFh	2 ⁷	2^6	2 ⁵	24	2 ³	2 ²	2 ¹	2°

These represent the high thresholds for comparing bias levels. Each warning byte contains the value for the threshold

corresponding to the temperature range indicated below. Only the upper 8 bits of the 16 bit measurement are compared here.

B8h	Warning byte location when temperature is less than -8°C.
B9h	Warning byte location when temperature in the range of -8°C to +8°C.
BAh	Warning byte location when temperature in the range of +8°C to +24°C.
BBh	Warning byte location when temperature in the range of +24°C to +40°C.
BCh	Warning byte location when temperature in the range of +40°C to +56°C.
BDh	Warning byte location when temperature in the range of +56°C to +72°C.
BEh	Warning byte location when temperature in the range of +72°C to +88°C.
BFh	Warning byte location when temperature is greater than +88°C.

Table 04h (Table 01h in DS1859 Configuration), C0h: Reserved Memory

C0h	רכיבועבר
('Ch	
COLL	

Table 04h (Table 01h in DS1859 Configuration), C1h: PW2 Password Write-Enable Byte

FACTORY DEFAULT: 00h

MEMORY TYPE: Shadowed Memory (SEE)

C1h	27	2 ⁶	2 ⁵	2 ⁴	2 ³	2 ²	2 ¹	2°
	bit7							bit0

This byte configures the Write protection of PW2. This is discussed in more detail in the Memory Protection and Password section.

bit7	When this bit is set, PW2 Write protection is enabled for the memory block consisting of registers D0h through D6h in the Main Device memory, Table 05h. 0 = Memory is unprotected (PW2 level). 1 = Memory is protected (PW2 level).
bit6	When this bit is set, PW2 Write protection is enabled for the memory block consisting of registers F8h through FFh in the Main Device memory, Table 05h. 0 = Memory is unprotected (PW2 level). 1 = Memory is protected (PW2 level).
bit5	When this bit is set, PW2 Write protection is enabled for the memory block consisting of registers 80h through C7h in the Main Device memory, Table 04h (Table 01h in DS1859 configuration), Table 02h, and Table 03h. 0 = Memory is unprotected (PW2 level). 1 = Memory is protected (PW2 level).
bit4	When this bit is set, PW2 Write protection is enabled for the memory block consisting of registers F8h through FFh in the Main Device memory, Table 01h (Table 00h in DS1859 configuration). 0 = Memory is unprotected (PW2 level). 1 = Memory is protected (PW2 level).
bit3	When this bit is set, PW2 Write protection is enabled for the memory block consisting of registers 80h through F7h in the Main Device memory, Table 01h (Table 00h in DS1859 configuration). 0 = Memory is unprotected (PW2 level). 1 = Memory is protected (PW2 level).
bit2	When this bit is set, PW2 Write protection is enabled for the memory block consisting of registers 00h through 7Ah in the Main Device memory. 0 = Memory is unprotected (PW2 level). 1 = Memory is protected (PW2 level).
bit1	When this bit is set, PW2 Write protection is enabled for the memory block consisting of registers 80h through FFh in the Auxiliary Device memory of I ² C slave address A0h. 0 = Memory is unprotected (PW2 level). 1 = Memory is protected (PW2 level).
bit0	When this bit is set, PW2 Write protection is enabled for the memory block consisting of registers 00h through 7Fh in the Auxiliary Device memory of I ² C slave address A0h. 0 = Memory is unprotected (PW2 level). 1 = Memory is protected (PW2 level).



Table 04h (Table 01h in DS1859 Configuration), C2h: PW2 Password Read-Enable Byte

FACTORY DEFAULT: 00h

MEMORY TYPE: Shadowed Memory (SEE)

C2h	27	2 ⁶	2 ⁵	2 ⁴	2 ³	2 ²	2 ¹	2°
	bit7							bit0

This byte configures the Read protection of PW2. This is discussed in more detail in the Memory Protection and Password section.

bit7	When this bit is set, PW2 Read protection is enabled for the memory block consisting of registers D0h through D6h in the Main Device memory, Table 05h. 0 = Memory is unprotected (PW2 level). 1 = Memory is protected (PW2 level).
bit6	When this bit is set, PW2 Read protection is enabled for the memory block consisting of registers F8h through FFh in the Main Device memory, Table 05h. 0 = Memory is unprotected (PW2 level). 1 = Memory is protected (PW2 level).
bit5	When this bit is set, PW2 Read protection is enabled for the memory block consisting of registers 80h through C7h in the Main Device memory, Table 04h (Table 01h in DS1859 configuration), Table 02h, and Table 03h. 0 = Memory is unprotected (PW2 level). 1 = Memory is protected (PW2 level).
bit4	When this bit is set, PW2 Read protection is enabled for the memory block consisting of registers F8h through FFh in the Main Device memory, Table 01h (Table 00h in DS1859 configuration). 0 = Memory is unprotected (PW2 level). 1 = Memory is protected (PW2 level).
bit3	When this bit is set, PW2 Read protection is enabled for the memory block consisting of registers 80h through F7h in the Main Device memory, Table 01h (Table 00h in DS1859 configuration). 0 = Memory is unprotected (PW2 level). 1 = Memory is protected (PW2 level).
bit2	When this bit is set, PW2 Read protection is enabled for the memory block consisting of registers 00h through 7Ah in the Main Device memory. 0 = Memory is unprotected (PW2 level). 1 = Memory is protected (PW2 level).
bit1	When this bit is set, PW2 Read protection is enabled for the memory block consisting of registers 80h through FFh in the Auxiliary Device memory of I ² C slave address A0h. 0 = Memory is unprotected (PW2 level). 1 = Memory is protected (PW2 level).
bit0	When this bit is set, PW2 Read protection is enabled for the memory block consisting of registers 00h through 7Fh in the Auxiliary Device memory of I ² C slave address A0h. 0 = Memory is unprotected (PW2 level). 1 = Memory is protected (PW2 level).

Table 04h (Table 01h in DS1859 Configuration), C3h to C6h: PW2 Password Setting

FACTORY DEFAULT: 0000 0000h

MEMORY TYPE: Shadowed Memory (SEE)

C3h	2 ³¹	2 ³⁰	2 ²⁹	2 ²⁸	2 ²⁷	2^{26}	2^{25}	2 ²⁴
C4h	2 ²³	2 ²²	2 ²¹	2 ²⁰	2 ¹⁹	2 ¹⁸	2 ¹⁷	2 ¹⁶
C5h	2 ¹⁵	2 ¹⁴	2 ¹³	2 ¹²	2 ¹¹	2 ¹⁰	2 ⁹	2 ⁸
C6h	27	2 ⁶	2 ⁵	2 ⁴	2 ³	2 ²	2 ¹	2°
•	bit7							bit0

These four bytes contain the password for access to memory space that is protected per Password Enable Bytes C1h and C2h of Table 04h (Table 01h in DS1859 Configuration). (see *Memory Protection and Password* section).

Table 04h (Table 01h in DS1859 Configuration), C7h: Table Select Power-Up Default

FACTORY DEFAULT: 01h

MEMORY TYPE: Shadowed Memory (SEE)

C7h 2^7 2^6 2^5 2^4 2^3 2^2 2^1 2^0 bit0

This byte is automatically loaded into the Table Select SRAM byte 7Fh (Lower Memory) on power up.

Table 04h (Table 01h in DS1859 Configuration), DAh: Control And Shutdown Configuration And Status

FACTORY DEFAULT: 00h

MEMORY TYPE: Shadowed Memory (SEE)

DAh	FPOL	HTXP enable	HBAL enable	LTXP enable	X	X	X	MASK
	bit7							bit0

This byte contains bits for shutdown configuration and status control.

bit7	FPOL: Configures the polarity of the auxiliary shutdown (FETG output). 0 = FETG is asserted low under a shutdown condition. 1 = FETG is asserted high under a shutdown condition.
bit6	HTXP enable: Configures a shutdown in response to a HTXP alarm. 0 = Shutdown will not respond to a trip of HTXP alarm. 1 = Shutdown will respond to a trip of HTXP alarm.
bit5	HBAL enable: Configures a shutdown in response to a HBAL alarm. 0 = Shutdown will not respond to a trip of HBAL alarm. 1 = Shutdown will respond to a trip of HBAL alarm.
bit4	LTXP enable: Configures a shutdown in response to a LTXP alarm. 0 = Shutdown will not respond to a trip of LTXP alarm. 1 = Shutdown will respond to a trip of LTXP alarm.
bit3:1	Not used.
bitO	MASK: Configures locations of alarms and warning interrupt masks to be either in Table 05h or in Table 01h (Table 00h in DS1859 configuration). 0 = Interrupt masks are located in Table 05h, bytes F8h through FBh. 1 = Interrupt masks are located in Table 01h (Table 00h in DS1859 configuration), bytes F8h through FBh.

Table 04h (Table 01h in DS1859 Configuration), DBh: High Transmitted Power Threshold (HTXP)

FACTORY DEFAULT: FFh

MEMORY TYPE: Shadowed Memory (SEE)

DBh 2⁷ 2⁶ 2⁵ 2⁴ 2³ 2² 2¹ 2⁰ bit7

This byte sets a high D/A threshold for comparing transmitted power level. Only the upper 8 bits of the 16 bit value are compared.

Table 04h (Table 01h in DS1859 Configuration), DCh: Low Transmitted Power Threshold (LTXP)

FACTORY DEFAULT: 00h

MEMORY TYPE: Shadowed Memory (SEE)

DCh 2⁷ 2⁶ 2⁵ 2⁴ 2³ 2² 2¹ 2⁰

This byte sets a low D/A threshold for comparing transmitted power level. Only the upper 8 bits of the 16 bit value are compared.



Table 04h (Table 01h in DS1859 Configuration), DDh: LOS Threshold (LOS)

00h

FACTORY DEFAULT:

MEMORY TYPE: Shadowed Memory (SEE)

DDh	27	2 ⁶	2 ⁵	2 ⁴	2 ³	2 ²	2 ¹	2°
	hit7							hit∩

This byte sets a low D/A threshold for comparing received power (RSSI) level. Only the upper 8 bits of the 16 bit value are compared.

Table 05h Register Descriptions

Table 05h, C0h to C1h: Device ID

FACTORY DEFAULT: 18 64h

MEMORY TYPE: Hardwired

C0h	0	0	0	1	1	0	0	0
C1h	0	1	1	0	0	1	0	0
	bit7							bit0

These bytes identify the device as a DS1864.

Table 05h, C2h: Device Revision

FACTORY DEFAULT: ##h

MEMORY TYPE: Hardwired

C2h	27	2 ⁶	2 ⁵	2 ⁴	2 ³	2 ²	2 ¹	2°
	bit7							bit0

This byte indicates revision of the design.



Table 05h, D1h: PW1 Password Write-Enable Byte

FACTORY DEFAULT: 00h

MEMORY TYPE: Shadowed Memory (SEE)

D1h	27	2 ⁶	2 ⁵	2 ⁴	2 ³	2 ²	2 ¹	2°	
	bit7							bit0	

This byte configures the Write protection of PW1. This is discussed in more detail in the *Memory Protection and Password section*.

bit7	When this bit is set, PW1 Write protection is enabled for the memory block consisting of registers D0h through D6h in the Main Device memory, Table 05h. 0 = Memory is unprotected (PW1 level). 1 = Memory is protected (PW1 level).
bit6	When this bit is set, PW1 Write protection is enabled for the memory block consisting of registers F8h through FFh in the Main Device memory, Table 05h. 0 = Memory is unprotected (PW1 level). 1 = Memory is protected (PW1 level).
bit5	When this bit is set, PW1 Write protection is enabled for the memory block consisting of registers 80h through C7h in the Main Device memory, Table 04h (Table 01h in DS1859 configuration), Table 02h, and Table 03h. 0 = Memory is unprotected (PW1 level). 1 = Memory is protected (PW1 level).
bit4	When this bit is set, PW1 Write protection is enabled for the memory block consisting of registers F8h through FFh in the Main Device memory, Table 01h (Table 00h in DS1859 configuration). 0 = Memory is unprotected (PW1 level). 1 = Memory is protected (PW1 level).
bit3	When this bit is set, PW1 Write protection is enabled for the memory block consisting of registers 80h through F7h in the Main Device memory, Table 01h (Table 00h in DS1859 configuration). 0 = Memory is unprotected (PW1 level). 1 = Memory is protected (PW1 level).
bit2	When this bit is set, PW1 Write protection is enabled for the memory block consisting of registers 00h through 7Ah in the Main Device memory. 0 = Memory is unprotected (PW1 level). 1 = Memory is protected (PW1 level).
bit1	When this bit is set, PW1 Write protection is enabled for the memory block consisting of registers 80h through FFh in the Auxiliary Device memory on I ² C slave address A0h. 0 = Memory is unprotected (PW1 level). 1 = Memory is protected (PW1 level).
bit0	When this bit is set, PW1 Write protection is enabled for the memory block consisting of registers 00h through 7Fh in the Auxiliary Device memory of I ² C slave ddress A0h. 0 = Memory is unprotected (PW1 level). 1 = Memory is protected (PW1 level).

Table 05h, D2h: PW1 Password Read-Enable Byte

FACTORY DEFAULT: 00h

MEMORY TYPE: Shadowed Memory (SEE)

D2h	27	2 ⁶	2 ⁵	2 ⁴	2 ³	2 ²	2 ¹	2º
	bit7							bit0

This byte configures the Read protection of PW1. This is discussed in more detail in the *Memory Protection and Password* section.

bit7	When this bit is set, PW1 Read protection is enabled for the memory block consisting of registers D0h through D6h in the Main Device memory, Table 05h. 0 = Memory is unprotected (PW1 level). 1 = Memory is protected (PW1 level).
bit6	When this bit is set, PW1 Read protection is enabled for the memory block consisting of registers F8h through FFh in the Main Device memory, Table 05h. 0 = Memory is unprotected (PW1 level). 1 = Memory is protected (PW1 level).
bit5	When this bit is set, PW1 Read protection is enabled for the memory block consisting of registers 80h through C7h in the Main Device memory, Table 04h (Table 01h in DS1859 configuration), Table 02h, and Table 03h. 0 = Memory is unprotected (PW1 level). 1 = Memory is protected (PW1 level).
bit4	When this bit is set, PW1 Read protection is enabled for the memory block consisting of registers F8h through FFh in the Main Device memory, Table 01h (Table 00h in DS1859 configuration). 0 = Memory is unprotected (PW1 level). 1 = Memory is protected (PW1 level).
bit3	When this bit is set, PW1 Read protection is enabled for the memory block consisting of registers 80h through F7h in the Main Device memory, Table 01h (Table 00h in DS1859 configuration). 0 = Memory is unprotected (PW1 level). 1 = Memory is protected (PW1 level).
bit2	When this bit is set, PW1 Read protection is enabled for the memory block consisting of registers 00h through 7Ah in the Main Device memory. 0 = Memory is unprotected (PW1 level). 1 = Memory is protected (PW1 level).
bit1	When this bit is set, PW1 Read protection is enabled for the memory block consisting of registers 80h through FFh in the Auxiliary Device memory of I ² C slave address A0h. 0 = Memory is unprotected (PW1 level). 1 = Memory is protected (PW1 level).
bit0	When this bit is set, PW1 Read protection is enabled for the memory block consisting of registers 00h through 7Fh in the Auxiliary Device memory of I ² C slave address A0h. 0 = Memory is unprotected (PW1 level). 1 = Memory is protected (PW1 level).



Table 05h, D3h to D6h: PW1 Password Setting

FACTORY DEFAULT: 0000 0000h

MEMORY TYPE: Shadowed Memory (SEE)

D3h	2 ³¹	230	2 ²⁹	2 ²⁸	2 ²⁷	2 ²⁶	2 ²⁵	2 ²⁴
D4h	2 ²³	2 ²²	2 ²¹	2 ²⁰	2 ¹⁹	2 ¹⁸	2 ¹⁷	2 ¹⁶
D5h	2 ¹⁵	2 ¹⁴	2 ¹³	2 ¹²	2 ¹¹	2 ¹⁰	2 ⁹	2 ⁸
D6h	27	2 ⁶	2 ⁵	2 ⁴	2 ³	2 ²	2 ¹	2°
	bit7							bit0

These four bytes contain the password for access to memory space that is protected per Password Enable Byte D1 and D2h of Table 05h (see *Memory Protection and Password* section).

Table 05h, F8h: Alarm Masks

FACTORY DEFAULT: 00h

MEMORY TYPE: Shadowed Memory (SEE)

F8h	TMPhi	TMPlo	V _C hi	V _C lo	MON1hi	MON1lo	MON2hi	MON2lo
	hit7							hit∩

These bytes configure a maskable interrupt, determining which alarm flags assert the MINT bit (Lower Memory, byte 71h, bit 0). If one of the interrupts is desired, its bit must be written to a 1 here. If no interrupt is desired, the bit should be written to a 0.

The MASK configuration bit (Table 04h (Table 01h in DS1859 configuration), register DAh, bit 0) determines which of these mask sets are used to generate the MINT interrupt.

bit7	TMPalmhimask: Determines if an interrupt is generated for a High-Temperature Alarm Flag. 0 = No interrupt is generated. 1 = An interrupt is generated.
bit6	TMPalmlomask: Determines if an interrupt is generated for a Low-Temperature Alarm Flag. 0 = No interrupt is generated. 1 = An interrupt is generated.
bit5	V _{CC} almhimask: Determines if an interrupt is generated for a High V _{CC} Alarm Flag. 0 = No interrupt is generated. 1 = An interrupt is generated.
bit4	Vccalmlomask: Determines if an interrupt is generated for a Low V _{CC} Alarm Flag. 0 = No interrupt is generated. 1 = An interrupt is generated.
bit3	MON1almhimask: Determines if an interrupt is generated for a High MON1 Alarm Flag. 0 = No interrupt is generated. 1 = An interrupt is generated.
bit2	MONalmlomask: Determines if an interrupt is generated for a Low MON1 Alarm Flag. 0 = No interrupt is generated. 1 = An interrupt is generated.
bit1	MON2almhimask: Determines if an interrupt is generated for a High MON2 Alarm Flag. 0 = No interrupt is generated. 1 = An interrupt is generated.
bit0	MON2almlomask: Determines if an interrupt is generated for a Low MON2 Alarm Flag. 0 = No interrupt is generated. 1 = An interrupt is generated.



Table 05h, F9h: Alarm Masks

FACTORY DEFAULT: 00h

MEMORY TYPE: Shadowed Memory (SEE)

F9h	MON3hi	MON3lo	RESERVED
	bit7		bit0

These bytes configure a maskable interrupt, determining which alarm flags assert the MINT bit (Lower Memory, byte 71h, bit 0). If one of the interrupts is desired, its bit must be written to a 1 here. If no interrupt is desired, the bit should be written to a 0.

The MASK configuration bit (Table 04h (Table 01h in DS1859 configuration), register DAh, bit 0) determines which mask sets are used to generate the MINT interrupt.

bit7	MON3almhimask: Determines if an interrupt is generated for a High MON3 Alarm Flag. 0 = No interrupt is generated. 1 = An interrupt is generated.
bit6	MON3almlomask: Determines if an interrupt is generated for a Low MON3 Alarm Flag. 0 = No interrupt is generated. 1 = An interrupt is generated.
bit5:0	Reserved.



Table 05h, FAh: Warning Masks

FACTORY DEFAULT: 00h

MEMORY TYPE: Shadowed Memory (SEE)

FAh	TMPhi	TMPlo	V _C Chi	V _C Clo	MON1hi	MON1lo	MON2hi	MON2lo
	bit7							bit0

These bytes configure a maskable interrupt, determining which warning flags assert the MINT bit (Lower Memory, byte 71h, bit 0). If one of the interrupts is desired, its bit must be written to a 1 here. If no interrupt is desired, the bit should be written to a 0.

The MASK configuration bit (Table 04h (Table 01h in DS1859 configuration), register DAh, bit 0) determines which mask sets are used to generate the MINT interrupt.

	-
bit7	TMPwrnhimask: Determines if an interrupt is generated for a High-Temperature Warning Flag. 0 = No interrupt is generated. 1 = An interrupt is generated.
bit6	TMPwrnlomask: Determines if an interrupt is generated for a Low-Temperature Warning Flag. 0 = No interrupt is generated. 1 = An interrupt is generated.
bit5	Vccwrnhimask: Determines if an interrupt is generated for a High Vcc Warning Flag. 0 = No interrupt is generated. 1 = An interrupt is generated.
bit4	Vccwrnlomask: Determines if an interrupt is generated for a Low Vcc Warning Flag. 0 = No interrupt is generated. 1 = An interrupt is generated.
bit3	MON1wrnhimask: Determines if an interrupt is generated for a High MON1 Warning Flag. 0 = No interrupt is generated. 1 = An interrupt is generated.
bit2	MONwrnlomask: Determines if an interrupt is generated for a Low MON1 Warning Flag. 0 = No interrupt is generated. 1 = An interrupt is generated.
bit1	MON2wrnhimask: Determines if an interrupt is generated for a High MON2 Warning Flag. 0 = No interrupt is generated. 1 = An interrupt is generated.
bit0	MON2wrnlomask: Determines if an interrupt is generated for a Low MON2 Warning Flag. 0 = No interrupt is generated. 1 = An interrupt is generated.



Table 05h, FBh: Warning Masks

FACTORY DEFAULT: 00h

MEMORY TYPE: Shadowed Memory (SEE)

FBh	MON3hi	MON3lo	RESERVED	
	hit7		hi	itΩ

These bytes configure a maskable interrupt, determining which warning flags assert the MINT bit (Lower Memory, byte 71h, bit 0). If one of the interrupts is desired, its bit must be written to a 1 here. If no interrupt is desired, the bit should be written to a 0.

A mask configuration bit (Table 04h (Table 01h in DS1859 configuration), register DAh, bit 0) determines which mask sets are used to generate the MINT interrupt.

bit7	MON3wrnhimask: Determines if an interrupt is generated for a High MON3 Warning Flag. 0 = No interrupt is generated. 1 = An interrupt is generated.
bit6	MON3wrnlomask: Determines if an interrupt is generated for a Low MON3 Warning Flag. 0 = No interrupt is generated. 1 = An interrupt is generated.
bit5:0	Reserved.



I²C Definitions

The following terminology is commonly used to describe I²C data transfers.

Master Device: The master device controls the slave devices on the bus. The master device generates SCL clock pulses, and start and stop conditions.

Slave Devices: Slave devices send and receive data at the master's request.

Bus Idle or Not Busy: Time between stop and start conditions when both SDA and SCL are inactive and in their logic-high states. When the bus is idle, it often initiates a low-power (or idle) mode for slave devices.

Start Condition: A start condition is generated by the master to initiate a new data transfer with a slave. Transitioning SDA from high to low while SCL remains high generates a start condition. See the *Timing Diagrams* for applicable timing.

Stop Condition: A stop condition is generated by the master to end a data transfer with a slave. Transitioning SDA from low to high while SCL remains high generates a stop condition. See the *Timing Diagrams* for applicable timing.

Repeated Start Condition: The master can use a repeated start condition at the end of one data transfer to indicate that it will immediately initiate a new data transfer following the current one. Repeated starts are commonly used during read operations to identify a specific memory address to begin a data transfer. A repeated start condition is issued identically to a normal start condition. See the *Timing Diagrams* for applicable timing.

Bit Write: Transitions of SDA must occur during the low state of SCL. The data on SDA must remain valid and unchanged during the entire high pulse of SCL plus the setup and hold time requirements (Figure 19). Data is shifted into the device during the rising edge of the SCL.

Bit Read: At the end a write operation, the master must release the SDA bus line for the proper amount of setup time (Figure 19) before the next rising edge of SCL during a bit read. The device shifts out each bit of data on SDA at the falling edge of the previous SCL pulse and the data bit is valid at the rising edge of the current SCL pulse. Remember that the master generates all SCL clock pulses, including when it is reading bits from the slave.

Acknowledgement (ACK and NACK): An acknowledgement (ACK) or not acknowledge (NACK) is always the 9th bit transmitted during a byte transfer. The device receiving data (the master during a read or the slave during a write operation) performs an ACK by transmitting a zero during the 9th bit. A device performs a NACK by transmitting a 1

during the 9th bit. Timing (Figure 19) for the ACK and NACK is identical to all other bit writes. An ACK is the acknowledgment that the device is properly receiving data. A NACK is used to terminate a read sequence or as an indication that the device is not receiving data.

Byte Write: A byte write consists of 8 bits of information transferred from the master to the slave (most significant bit first) plus a 1-bit acknowledgement from the slave to the master. The 8 bits transmitted by the master are done according to the bit write definition and the acknowledgement is read using the bit read definition.

Byte Read: A byte read is an 8-bit information transfer from the slave to the master plus a 1-bit ACK or NACK from the master to the slave. The 8 bits of information that are transferred (most significant bit first) from the slave to the master are read by the master using the bit read definition above, and the master transmits an ACK using the bit write definition to receive additional data bytes. The master must NACK the last byte read to terminate communication so the slave will return control of SDA to the master.

Slave Address Byte: Each slave on the I²C bus responds to a slave addressing byte sent immediately following a start condition. The slave address byte contains the slave address in the most significant 7 bits and the R/W bit in the least significant bit. The DS1864 (and some of its predecessors) is unique in that it actually responds to two slave addresses. The slave address for the Auxiliary Device memory is A0h. The slave address for the Main Device memory is A2h by default, although it can be programmed to something different by writing byte 8Ch in Table 04h (Table 01h in DS1859 configuration) along with the corresponding configuration bit. By writing the correct slave address with $R/\overline{W} = 0$, the master indicates it will write data to the slave. If $R/\overline{W} = 1$, the master will read data from the slave. If an incorrect slave address is written, the DS1864 assumes the master is communicating with another I²C device and ignores the communications until the next start condition is sent. If both the Auxiliary Device and the Main Device addresses are set to A0h. only the Main Device will respond.

Memory Address: During an I²C write operation, the master must transmit a memory address to identify the memory location where the slave is to store the data. The memory address is always the second byte transmitted during a write operation following the slave address byte.



I²C Communication

Writing a Single Byte to a Slave: The master must generate a start condition, write the slave address byte $(R/\overline{W}=0)$, write the memory address, write the byte of data, and generate a stop condition. Remember the master must read the slave's acknowledgement during all byte write operations.

Writing Multiple Bytes to a Slave: To write multiple bytes to a slave, the master generates a start condition, writes the slave address byte $(R/\overline{W} = 0)$, writes the memory address, writes up to 8 data bytes, and generates a stop condition. The DS1864 writes 1 to 8 bytes (1 page or row) with a single write transaction. This is internally controlled by an address counter that allows data to be written to consecutive addresses without transmitting a memory address before each data byte is sent. The address counter limits the write to one 8byte page (one row of the memory map). The first page begins at address 00h and subsequent pages begin at multiples of 8 (08h, 10h, 18h, etc). Attempts to write to additional pages of memory without sending a stop condition between pages results in the address counter wrapping around to the beginning of the present row. To prevent address wrapping from occurring, the master must send a stop condition at the end of the page, then wait for the bus-free or EEPROM-write time to elapse. Then the master can generate a new start condition, and write the slave address byte ($R/\overline{W} = 0$) and the first memory address of the next memory row before continuing to write data.

Acknowledge Polling: Any time an EEPROM page is written, the DS1864 requires the EEPROM write time (tw) after the stop condition to write the contents of the page to EEPROM. During the EEPROM write time, the DS1864 will not acknowledge either of its slave addresses because it is busy. It is possible to take advantage of that phenomenon by repeatedly addressing the DS1864, which allows the next page to be written as soon as the DS1864 is ready to receive the data. The alternative to acknowledge polling is to wait for maximum period of tw to elapse before attempting to write again to the DS1864.

EEPROM Write Cycles: When EEPROM writes occur, the DS1864 writes the whole EEPROM memory page (8 bytes), even if only a single byte on the page was modified. Writes that do not modify all 8 bytes on the page are allowed and do not corrupt the remaining bytes of memory on the same page. Because the whole page is written, bytes on the page that were not modified during the transaction are still subject to a write cycle. This can result in a whole page being worn out over time by writing a single byte repeatedly. Writing a page one

byte at a time wears the EEPROM out eight times faster than writing the entire page at once. The DS1864's EEPROM write cycles are specified in the *Nonvolatile Memory Characteristics* table. The specification shown is at the worst-case temperature. Writing to SRAM-shadowed EEPROM memory with $\overline{\text{SEE}} = 1$ does not count as an EEPROM write.

Reading a Single Byte from a Slave: Unlike the write operation that uses the memory address byte to define where the data is to be written, the read operation occurs at the present value of the memory address counter. To read a single byte from the slave, the master generates a start condition, writes the slave address byte with R/W = 1, reads the data byte with a NACK to indicate the end of the transfer, and generates a stop condition.

Manipulating the Address Counter for Reads: A dummy write cycle can be used to force the address counter to a particular address. To do this, the master generates a start condition, writes the slave address byte $(R/\overline{W}=0)$, writes the memory address where it desires to read, generates a repeated start condition, writes the slave address byte $(R/\overline{W}=1)$, reads data with ACK or NACK as applicable, and generates a stop condition.

Reading Multiple Bytes from a Slave: The read operation can be used to read multiple bytes with a single transfer. When reading bytes from the slave, the master simply ACKs the data byte if it desires to read another byte before terminating the transaction. After the master reads the last byte it NACKs to indicate the end of the transfer and generates a stop condition. This can be done with or without modifying the address counter's location before the read cycle. The DS1864's address counter does not wrap on page boundaries during read operations, but the counter will roll from its uppermost memory address FFh to 00h if the last memory location is read during the read transaction.

See Figure 20 for a read example using the repeated start condition to specify the starting memory location.

Application Information

Power-Supply Decoupling

To achieve best results, it is recommended that the power supply is decoupled with a $0.01\mu F$ or a $0.1\mu F$ capacitor. Use high-quality, ceramic, surface-mount capacitors, and mount the capacitors as close as possible to the V_{CC} and GND pins to minimize lead inductance.

SDA and SCL Pullup Resistors

SDA is an open collector output on the DS1864 that requires a pullup resistor to realize high logic levels. A master using either an open-collector output with a pullup resistor or a push-pull output driver can be utilized




Figure 18. I²C Data Transfer Protocol





Figure 19. I²C AC Characteristics

for SCL. Pullup resistor values should be chosen to ensure that the rise and fall times listed in the AC *Electrical Characteristics* table are within specification.

COMMUNICATIONS KEY				
S START A ACK WHITE BOXES INDICATE THE MASTER IS CONTROLLING SDA	THE <u>MASTER</u> IS NOTE: ALL BYTES ARE SENT MOST SIGNIFICANT BIT FIRST.			
P STOP N NOT SHADED BOXES INDICATE THE SLAVE IS CONTROLLING SDA	THE FIRST BYTE SENT AFTER A START CONDITION IS ALWAYS THE SLAVE ADDRESS FOLLOWED BY THE			
SR REPEATED X X X X X X X X X X X X X X X X X X X	READ/WRITE BIT.			
WRITE A SINGLE BYTE TO 2-WIRE ADDRESS A0h				
S 1 0 1 0 0 0 0 0 A MEMORY ADDRESS A DATA	AP			
_				
WRITE UP TO A 8-BYTE PAGE WITH A SINGLE TRANSACTION I ² C ADDRESS A2h				
S 1 0 1 0 0 0 1 0 A MEMORY ADDRESS A DATA	A DATA A P			
READ A SINGLE BYTE WITH A DUMMY WRITE CYCLE TO SET THE ADDRESS COUNTER FROM I ² C ADDRESS A0h				
S 1 0 1 0 0 0 0 0 A MEMORY ADDRESS A SR 1 0 1 0	0 0 0 1 A DATA N P			
READ MULTIPLE BYTES WITH A DUMMY WRITE CYCLE TO SET THE ADDRESS COUNTER FROM I ² C ADDRE	SS A2h			
S 1 0 1 0 0 0 1 0 A MEMORY ADDRESS A SR 1 0 1 0	0 0 1 1 A DATA A			
DATA A — DATA A DATA N P				
DAIN A	N I			

Figure 20. I²C Communications Examples

Typical Operating Circuit



Chip Topology

_Package Information

TRANSISTOR COUNT: 52353
SUBSTRATE CONNECTED TO GROUND

For the latest package outline information, go to **www.maxim-ic.com/DallasPackInfo**.

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

72 ______Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600

© 2006 Maxim Integrated Products

is a registered trademark of Maxim Integrated Products, Inc.

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Maxim Integrated:

DS1864T+ DS1864T+T&R