SLLS606A-MARCH 2004-REVISED JULY 2005







## MULTIPOINT-LVDS QUAD DIFFERENTIAL LINE DRIVER

#### **FEATURES**

- Differential Line Drivers for 30- $\Omega$  to 55- $\Omega$  Loads and Data Rates<sup>(1)</sup> Up to 200 Mbps, Clock Frequencies up to 100 MHz
- Supports Multipoint Bus Architectures
- Operates from a Single 3.3-V Supply
- Characterized for Operation from –40°C to 85°C
- 16-Pin SOIC (JEDEC MS-012) and 16-Pin TSSOP (JEDEC MS-153) Packaging


## **APPLICATIONS**

- Clock Distribution
- Backplane or Cabled Multipoint Data Transmission in Telecommunications, Automotive, Industrial, and Other Computer Systems
- Cellular Base Stations
- Central-Office and PBX Switching
- · Bridges and Routers
- Low-Power High-Speed Short-Reach Alternative to TIA/EIA-485<sup>(1)</sup>
- (1) The data rate of a line is the number of voltage transitions that are made per second expressed in the units bps (bits per second).

#### DESCRIPTION

The SN65MLVD047 is a quadruple line driver. The output current of this device has been increased, in comparison to standard LVDS compliant devices, in order to support doubly terminated transmission lines and heavily loaded backplane bus applications. Backplane applications generally require impedance matching termination resistors at both ends of the bus. The effective impedance of a doubly terminated bus can be as low as 30  $\Omega$  due to the bus terminations, as well as the capacitive load of bus interface devices. SN65MLVD047 drivers allow for operation with loads as low as 30  $\Omega$ . The SN65MLVD047 devices allow for multiple drivers to be present on a single bus. Driver edge rate control is incorporated support operation. The SN65MLVD047 provides 9-kV ESD protection on all bus pins.

### **LOGIC DIAGRAM (POSITIVE LOGIC)**





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

## **ORDERING INFORMATION**

PART NUMBER	PACKAGE MARKING	PACKAGE/CARRIER			
SN65MLVD047D	MLVD047	16-Pin SOIC/Tube			
SN65MLVD047DR	MLVD047	16-Pin SOIC/Tape and Reel			
SN65MLVD047PW	MLVD047	16-Pin TSSOP/Tube			
SN65MLVD047PWR	MLVD047	16-Pin TSSOP/Tape and Reel			

#### PACKAGE DISSIPATION RATINGS

PACKAGE	PCB JEDEC STANDARD	T <sub>A</sub> ≤ 25°C POWER RATING	DERATING FACTOR ABOVE T <sub>A</sub> = 25°C <sup>(1)</sup>	T <sub>A</sub> = 85°C POWER RATING
D(16)	Low-K <sup>(2)</sup>	898 mW	7.81 mW/°C	429 mW
D\\((46)	Low-K <sup>(2)</sup>	592 mW	5.15 mW/°C	283 mw
PW(16)	High-K <sup>(3)</sup>	945 mW	8.22 mW/°C	452 mw

- This is the inverse of the junction-to-ambient thermal resistance when board mounted and with no air flow.
- In accordance with the Low-K thermal metric definitions of EIA/JESD51-3.
- In accordance with the High-K thermal metric definitions of EIA/JESD51-7.

#### **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range unless otherwise noted (1)

				UNITS
$V_{CC}$	Supply voltage range (2)			–0.5 V to 4 V
VI	Input voltage range	A, EN, EN	-0.5 V to 4 V	
Vo	Output voltage range	Y, Z	–1.8 V to 4 V	
		Human Body Model (3)	Y and Z	±9 kV
	Electrostatio discharge	Human Body Woder	All pins	±4 kV
	Electrostatic discharge	Charged-Device Model (4)	All pins	±1500 V
		Machine Model <sup>(5)</sup>	All pins	200 V
$T_J$	Junction temperature	·	·	140°C
$P_D$	Continuous power dissipati	See Dissipation Rating Table		

<sup>(1)</sup> Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- All voltage values, except differential I/O bus voltages, are with respect to the circuit ground terminal.
- Tested in accordance with JEDEC Standard 22, Test Method A114-B.
  Tested in accordance with JEDEC Standard 22, Test Method C101-A.
  Tested in accordance with JEDEC Standard 22, Test Method A115-A.



## **RECOMMENDED OPERATING CONDITIONS (see Figure 1)**

		MIN	NOM	MAX	UNIT
$V_{CC}$	Supply voltage	3	3.3	3.6	V
V <sub>IH</sub>	High-level input voltage	2		V <sub>CC</sub>	V
$V_{IL}$	Low-level input voltage	0		8.0	V
	Voltage at any bus terminal (separate or common mode) $V_Y$ or $V_Z$	-1.4		3.8	V
$R_L$	Differential load resistance	30		55	Ω
1/t <sub>UI</sub>	Signaling rate			200	Mbps
	Clock frequency			100	MHz
TJ	Junction temperature	-40		125	°C

## THERMAL CHARACTERISTICS

	PARAMETER	TEST CONDITIONS		MIN TYP	MAX	UNIT
		Low-K board <sup>(1)</sup> , no airflow	D	128		
$\theta_{JA}$ Junction-to-ambient the		Low-K board <sup>(1)</sup> , no airflow		194.2		°C/W
	Junction-to-ambient thermal resistance	Low-K board <sup>(1)</sup> , 150 LFM	PW	146.8		
		Low-K board <sup>(1)</sup> , 250 LFM	FVV	133.1		
		High-K board <sup>(2)</sup> , no airflow		121.6		
0	Junction-to-board thermal resistance	High-K board <sup>(2)</sup>		51.1		°C/W
$\theta_{JB}$	Junction-to-poard thermal resistance			85.3		C/VV
0	Junction-to-case thermal resistance		D	45.4		°C/W
$\theta_{JC}$	Junction-to-case thermal resistance			34.7		C/VV
$P_D$	Device power dissipation	EN = $V_{CC}$ , $\overline{EN}$ = GND, $R_L$ = 50 $\Omega$ , Input 100 MH duty cycle square wave to 1A:4A, $T_A$ = 85°C	z 50 %		288.5	mW

<sup>(1)</sup> In accordance with the Low-K thermal metric difinitions of EIA/JESD51-3.

## **DEVICE ELECTRICAL CHARACTERISTICS**

over recommended operating conditions unless otherwise noted

	PARAME	TER	TEST CONDITIONS	MIN <sup>(1)</sup>	TYP <sup>(2)</sup>	MAX	UNIT
I Cumply gurrant		Driver enabled	$EN = V_{CC}$ , $\overline{EN} = GND$ , $R_L = 50 \Omega$ , All inputs = $V_{CC}$ or GND		59	70	m Λ
'CC	Supply current	Driver disabled	$EN = GND$ , $\overline{EN} = V_{CC}$ , $R_L = No load$ , All inputs = $V_{CC}$ or $GND$		2	4	mA

<sup>(1)</sup> The algebraic convention, in which the least positive (most negative) limit is designated as minimum is used in this data sheet.

<sup>(2)</sup> In accordance with the High-K thermal metric difinitions of EIA/JESD51-7.

<sup>(2)</sup> All typical values are at 25°C and with a 3.3-V supply voltage.



## **DEVICE ELECTRICAL CHARACTERISTICS**

over recommended operating conditions unless otherwise noted

	PARAMETER	TEST CONDITIONS	MIN <sup>(1)</sup>	TYP <sup>(2)</sup>	MAX	UNIT
LVTTL (E	N, <del>EN</del> , 1A:4A)					
I <sub>IH</sub>	High-level input current	V <sub>IH</sub> = 2 V or V <sub>CC</sub>	0		10	μΑ
I <sub>IL</sub>	Low-level input current	V <sub>IL</sub> = GND or 0.8 V	0		10	μΑ
C <sub>i</sub>	Input capacitance	$V_I = 0.4 \sin(30E6\pi t) + 0.5 V^{(3)}$		5		pF
M-LVDS (	(1Y/1Z:4Y/4Z)					
V <sub>YZ</sub>	Differential output voltage magnitude		480		650	mV
$\Delta  V_{YZ} $	Change in differential output voltage magnitude between logic states	See Figure 2	-50		50	mV
V <sub>OS(SS)</sub>	Steady-state common-mode output voltage		0.8		1.2	V
$\Delta V_{OS(SS)}$	Change in steady-state common-mode output voltage between logic states	See Figure 3	-50		50	mV
V <sub>OS(PP)</sub>	Peak-to-peak common-mode output voltage				150	mV
V <sub>Y(OC)</sub>	Maximum steady-state open-circuit output voltage	Can Firmura 7	0		2.4	V
V <sub>Z(OC)</sub>	Maximum steady-state open-circuit output voltage	See Figure 7	0		2.4	V
$V_{P(H)}$	Voltage overshoot, low-to-high level output	Sac Figure F		1.	2 V <sub>SS</sub>	V
V <sub>P(L)</sub>	Voltage overshoot, high-to-low level output	See Figure 5	-0.2 V <sub>SS</sub>			V
I <sub>OS</sub>	Differential short-circuit output current magnitude	See Figure 4			24	mA
I <sub>OZ</sub>	High-impedance state output current	$-1.4 \text{ V} \le (\text{V}_{\text{Y}} \text{ or } \text{V}_{\text{Z}}) \le 3.8 \text{ V},$ Other output = 1.2 V	-15		10	μΑ
I <sub>O(OFF)</sub>	Power-off output current	$-1.4 \text{ V} \le (\text{V}_{\text{Y}} \text{ or } \text{V}_{\text{Z}}) \le 3.8 \text{ V},$ Other output = 1.2 V, $\text{V}_{\text{CC}}$ = 0 V	-10		10	μΑ
C <sub>Y</sub> or C <sub>Z</sub>	Output capacitance	$V_Y$ or $V_Z$ = 0.4 sin(30E6 $\pi$ t) + 0.5 V, <sup>(3)</sup> Other input at 1.2 V, driver disabled		3		pF
C <sub>YZ</sub>	Differential output capacitance	V <sub>YZ</sub> = 0.4 sin(30E6πt) V, <sup>(3)</sup> Driver disabled			2.5	pF
C <sub>Y/Z</sub>	Output capacitance balance, (C <sub>Y</sub> /C <sub>Z</sub> )		0.99	1.01		

<sup>(1)</sup> The algebraic convention, in which the least positive (most negative) limit is designated as minimum is used in this data sheet.

 <sup>(2)</sup> All typical values are at 25°C and with a 3.3-V supply voltage.
 (3) HP4194A impedance analyzer (or equivalent)



## **SWITCHING CHARACTERISTICS**

over recommended operating conditions unless otherwise noted

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
t <sub>PLH</sub>	Propagation delay time, low-to-high-level output		1	1.5	2.4	ns
t <sub>PHL</sub>	Propagation delay time, high-to-low-level output		1	1.5	2.4	ns
t <sub>r</sub>	Differential output signal rise time		1		1.9	ns
t <sub>f</sub>	Differential output signal fall time	See Figure 5	1		1.9	ns
t <sub>sk(o)</sub>	Output skew				100	ps
t <sub>sk(p)</sub>	Pulse skew ( t <sub>pHL</sub> - t <sub>pLH</sub>  )			22	100	ps
t <sub>sk(pp)</sub>	Part-to-part skew <sup>(2)</sup>				600	ps
t <sub>jit(per)</sub>	Period jitter, rms (1 standard deviation) <sup>(3)</sup>	All inputs 100 MHz clock input		0.2	1	ps
t <sub>jit(c-c)</sub>	Cycle-to-cycle jitter <sup>(3)</sup>	All inputs 100 MHz clock input		5	36	ps
t <sub>jit(pp)</sub>	Peak-to-peak jitter(3)(4)	All inputs 200 Mbps 2 <sup>15</sup> -1 PRBS input		46	158	ps
t <sub>PZH</sub>	Enable time, high-impedance-to-high-level output	See Figure 6			7	ns
t <sub>PZL</sub>	Enable time, high-impedance-to-low-level output	See Figure 6			7	ns
t <sub>PHZ</sub>	Disable time, high-level-to-high-impedance output	See Figure 6			8	ns
t <sub>PLZ</sub>	Disable time, low-level-to-high-impedance output	See Figure 6			8	ns

<sup>(1)</sup> All typical values are at 25°C and with a 3.3-V supply voltage.

 $t_{\rm sk(pp)}$  is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits. Stimulus jitter has been subtracted from the measurements. Peak-to-peak jitter includes jitter due to pulse skew  $(t_{\rm sk(p)})$ .



## PARAMETER MEASUREMENT INFORMATION






Figure 1. Driver Voltage and Current Definitions



NOTE: All resistors are 1% tolerance.

Figure 2. Differential Output Voltage Test Circuit



- A. All input pulses are supplied by a generator having the following characteristics: t<sub>r</sub> or t<sub>f</sub> ≤ 1 ns, pulse frequency = 500 kHz, duty cycle = 50 ± 5%.
- B. C1, C2 and C3 include instrumentation and fixture capacitance within 2 cm of the D.U.T. and are ±20%.
- C. R1 and R2 are metal film, surface mount, ±1%, and located within 2 cm of the D.U.T.
- D. The measurement of  $V_{OS(PP)}$  is made on test equipment with a -3 dB bandwidth of at least 1 GHz.

Figure 3. Test Circuit and Definitions for the Common-Mode Output Voltage





Figure 4. Short-Circuit Test Circuit




## PARAMETER MEASUREMENT INFORMATION (continued)



- A. All input pulses are supplied by a generator having the following characteristics:  $t_r$  or  $t_f \le 1$  ns, frequency = 500 kHz, duty cycle =  $50 \pm 5\%$ .
- B. C1, C2, and C3 include instrumentation and fixture capacitance within 2 cm of the D.U.T. and are ±20%.
- C. R1 is a metal film, surface mount, and 1% tolerance and located within 2 cm of the D.U.T.
- D. The measurement is made on test equipment with a -3 dB bandwidth of at least 1 GHz.

Figure 5. Driver Test Circuit, Timing, and Voltage Definitions for the Differential Output Signal



- A. All input pulses are supplied by a generator having the following characteristics:  $t_r$  or  $t_f \le 1$  ns, frequency = 500 kHz, duty cycle =  $50 \pm 5\%$ .
- B. C1, C2, C3, and C4 includes instrumentation and fixture capacitance within 2 cm of the D.U.T. and are ±20%.
- C. R1 and R2 are metal film, surface mount, and 1% tolerance and located within 2 cm of the D.U.T.
- D. The measurement is made on test equipment with a -3 dB bandwidth of at least 1 GHz.

Figure 6. Driver Enable and Disable Time Circuit and Definitions



## PARAMETER MEASUREMENT INFORMATION (continued)





Figure 7. Driver Maximum Steady State Output Voltage




- A. All input pulses are supplied by an Agilent 8304A Stimulus System.
- B. The measurement is made on a TEK TDS6604 running TDSJIT3 application software
- C. Period jitter and cycle-to-cycle jitter are measured using a 100 MHz 50 ±1% duty cycle clock input.
- D. Peak-to-peak jitter is measured using a 200 Mbps 2<sup>15</sup>– 1 PRBS input.

Figure 8. Driver Jitter Measurement Waveforms



## **DEVICE INFORMATION**

#### **PIN ASSIGNMENTS**



## **DEVICE FUNCTION TABLE**


	INPUTS(1)		OUTPUTS <sup>(1)</sup>			
D	EN	EN	Y	Z		
L	Н	L	L	Н		
Н	Н	L	Н	L		
OPEN	Н	L	L	Н		
X	L or OPEN	X	Z	Z		
X	X	H or OPEN	Z	Z		

(1) H = high level, L = low level, Z = high impedance, X = Don't Care


### **EQUIVALENT INPUT AND OUTPUT SCHEMATIC DIAGRAMS**

#### DRIVER INPUT AND POSITIVE DRIVER ENABLE DRIV


## DRIVER OUTPUT NEGATIVE DRIVER ENABLE



## **TYPICAL CHARACTERISTICS**




# DIFFERENTIAL OUTPUT VOLTAGE MAGNITUDE VS INPUT FREQUENCY



#### Figure 11.

# RMS SUPPLY CURRENT vs FREE-AIR TEMPERATURE



# DRIVER PROPAGATION DELAY TIME vs FREE-AIR TEMPERATURE




Figure 12.



## **TYPICAL CHARACTERISTICS (continued)**






Figure 13.

## PERIOD JITTER vs CLOCK FREQUENCY




Figure 15.

## PEAK-TO-PEAK JITTER vs DATA RATE




Figure 14.

## **CYCLE-TO-CYCLE JITTER** vs CLOCK FREQUENCY




Figure 16.



#### **APPLICATION INFORMATION**

## **Multipoint Configuration**

The SN65MLVD047 is designed to allow multipoint communication on a shared bus.

Multipoint is a bus configuration with multiple drivers and receivers present. An example is shown in Figure 17. The figure shows transceivers interfacing to the bus, but a combination of drivers, receivers, and transceivers is also possible. Termination resistors need to be placed on each end of the bus, with the termination resistor value matched to the loaded bus impedance.




Figure 17. Multipoint Architecture

### **Multidrop Configuration**

Multidrop configuration is similar to multipoint configuration, but only one driver is present on the bus. A multidrop system can be configured with the driver at one end of the bus, or in the middle of the bus. When a driver is located at one end, a single termination resistor is located at the far end, close to the last receiver on the bus. Alternatively, the driver can be located in the middle of the bus, to reduce the maximum flight time. With a centrally located driver, termination resistors are located at each end of the bus. In both cases the termination resistor value should be matched to the loaded bus impedance. Figure 18 shows examples of both cases.




Figure 18. Multidrop Architectures With Different Driver Locations

## **Unused Channel**


The SN65MLVD047 is designed to allow multipoint communication on a standard bus. A 360-k $\Omega$  pull-down resistor is built in every LVTTL input. The unused driver inputs and outputs may be left floating.

### Live Insertion/Glitch Free Power Up/Down

During a live insertion event or a power cycle the outputs of the SN65MLVD047 leave the high impedance state and possibly glitch the bus. Specifically when the  $V_{CC}$  applied to the device is between 1.3 and 2.0 VDC the output state (high or low) of the device reflects the input level at the corresponding A pin.



## **APPLICATION INFORMATION (continued)**



Note: Channel 1: V<sub>CC</sub>, Channel 2: Differential Bus Voltage

The output state of the part during this voltage range is independent of the EN and  $\overline{\text{EN}}$  pins.

In order to insure that data is not corrupted during a live insertion event or the power cycling of an individual node on a multipoint bus it is important to isolate the outputs of the device from the bus until the  $V_{CC}$  has reached at least 2.0 VDC. At this voltage level the device output state accurately reflects the logic conditions as defined in the Device Function Table.





17-May-2014

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN65MLVD047D	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	MLVD047	Samples
SN65MLVD047DG4	ACTIVE	SOIC	D	16		TBD	Call TI	Call TI	-40 to 85		Samples
SN65MLVD047DR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	MLVD047	Samples
SN65MLVD047DRG4	ACTIVE	SOIC	D	16		TBD	Call TI	Call TI	-40 to 85		Samples
SN65MLVD047PW	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	MLVD047	Samples
SN65MLVD047PWG4	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM -40 to 85		MLVD047	Samples
SN65MLVD047PWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	MLVD047	Samples
SN65MLVD047PWRG4	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	MLVD047	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



## PACKAGE OPTION ADDENDUM

17-May-2014

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## PACKAGE MATERIALS INFORMATION


www.ti.com 14-Jul-2012

## TAPE AND REEL INFORMATION

### **REEL DIMENSIONS**



### **TAPE DIMENSIONS**




A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### TAPE AND REEL INFORMATION

## \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN65MLVD047DR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SN65MLVD047PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

www.ti.com 14-Jul-2012




#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN65MLVD047DR	SOIC	D	16	2500	367.0	367.0	38.0
SN65MLVD047PWR	TSSOP	PW	16	2000	367.0	367.0	35.0

## D (R-PDS0-G16)

## PLASTIC SMALL OUTLINE




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



## D (R-PDSO-G16)

## PLASTIC SMALL OUTLINE




- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G16)

## PLASTIC SMALL OUTLINE




- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



## PW (R-PDSO-G16)

## PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

#### Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom Amplifiers amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers <u>microcontroller.ti.com</u> Video and Imaging <u>www.ti.com/video</u>

RFID <u>www.ti-rfid.com</u>

OMAP Applications Processors <a href="https://www.ti.com/omap">www.ti.com/omap</a> TI E2E Community <a href="https://example.com/omap">e2e.ti.com/omap</a>

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>