

Low Emission, Isolated DC-to-DC Converters

Data Sheet

ADuM5020/ADuM5028

FEATURES

iso Power integrated, isolated dc-to-dc converter
 100 mA output current for ADuM5020
 60 mA output current for ADuM5028
 Meets CISPR22 Class B emissions limits at full load on a
 2-layer PCB

16-lead SOIC_W package with 7.8 mm minimum creepage 8-lead SOIC_IC package with 8.3 mm minimum creepage High temperature operation: 125°C maximum

Safety and regulatory approvals

UL recognition (pending)
3000 V rms for 1 minute per UL 1577
CSA Component Acceptance Notice 5A (pending)
VDE certificate of conformity (pending)
VDE V 0884-10
VIORM = 565 V peak
CQC certification per GB4943.1-2011

APPLICATIONS

RS-485/RS-422/CAN transceiver power Power supply start-up bias and gate drives Isolated sensor interfaces Industrial PLCs

GENERAL DESCRIPTION

The ADuM5020 and ADuM5028¹ are *iso*Power*, integrated, isolated dc-to-dc converters. Based on the Analog Devices, Inc., *i*Coupler* technology, these dc-to-dc converters provide regulated, isolated power that is below CISPR22 Class B limits at full load on a 2-layer printed circuit board (PCB) with ferrites. Common voltage combinations and the associated current output levels are shown in Table 1 through Table 4.

The ADuM5020 and ADuM5028 eliminate the need to design and build isolated dc-to-dc converters in applications up to 500 mW. The *i*Coupler chip scale transformer technology is used

FUNCTIONAL BLOCK DIAGRAMS




Figure 1. ADuM5020 Functional Block Diagram




Figure 2. ADuM5028 Functional Block Diagram

for the magnetic components of the dc-to-dc converter. The result is a small form factor, isolated solution.

The ADuM5020 and ADuM5028 isolated dc-to-dc converters provide two different package variants: the ADuM5020 in a wide body, 16-lead SOIC_W package, and the ADuM5028 in the space saving, 8-lead, wide body SOIC_IC. See the Pin Configuration and Function Descriptions section and the Ordering Guide for more information.

¹ Protected by U.S. Patents 5,952,849; 6,873,065; 6,903,578; and 7,075,329. Other patents are pending.

TABLE OF CONTENTS

Features	J
Applications	1
Functional Block Diagrams	1
General Description	1
Revision History	2
Specifications	3
Electrical Characteristics—5 V Primary Input Supply/5 V Secondary Isolated Supply	3
Electrical Characteristics—5 V Primary Input Supply/3.3 V Secondary Isolated Supply	
Regulatory Approvals	5
Insulation and Safety Related Specifications	5
Package Characteristics	6
DIN V VDE V 0884-10 (VDE V 0884-10) Insulation Characteristics	ϵ
Recommended Operating Conditions	8

Ausorute Maximum Ratings	•••
ESD Caution	
Pin Configuration and Function Descriptions	
Truth Table	10
Typical Performance Characteristics	1
Theory of Operation	1
Applications Information	1
PCB Layout	15
Thermal Analysis	16
EMI Considerations	10
Insulation Lifetime	10
Outline Dimensions	18
Ordering Guide	1.9

REVISION HISTORY

6/2018—Revision 0: Initial Version

SPECIFICATIONS

ELECTRICAL CHARACTERISTICS—5 V PRIMARY INPUT SUPPLY/5 V SECONDARY ISOLATED SUPPLY

All typical specifications are at $T_A = 25^{\circ}\text{C}$, $V_{DDP} = V_{ISO} = 5 \text{ V}$. Minimum and maximum specifications apply over the entire recommended operation range, which is $4.5 \text{ V} \leq V_{DDP} \leq 5.5 \text{ V}$, $4.5 \text{ V} \leq V_{ISO} \leq 5.5 \text{ V}$, and $-40^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$, unless otherwise noted.

Table 1. ADuM5020 DC-to-DC Converter Static Specifications

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions/Comments
DC-TO-DC CONVERTER SUPPLY						
Setpoint	V_{ISO}	4.75	5.0	5.25	٧	V _{ISO} output current (I _{ISO}) = 10 mA
Line Regulation	V _{ISO (LINE)}		2		mV/V	$I_{ISO} = 50 \text{ mA}, V_{DDP} = 4.5 \text{ V to } 5.5 \text{ V}$
Load Regulation ¹	V _{ISO (LOAD)}		1	5	%	$I_{ISO} = 10 \text{ mA to } 90 \text{ mA}$
Output Ripple ¹	V _{ISO} (RIP)		75		mV p-p	20 MHz bandwidth, bypass output capacitance (C_{BO}) = 0.1 μ F 10 μ F, I _{ISO} = 90 mA
Output Noise ¹	V _{ISO (NOISE)}		200		mV p-p	$C_{BO} = 0.1 \mu\text{F} 10 \mu\text{F}, I_{ISO} = 90 \text{mA}$
Switching Frequency	fosc		180		MHz	
Pulse-Width Modulation (PWM) Frequency	f _{PWM}		625		kHz	
Output Supply Current ¹	I _{ISO (MAX)}	50			mA	4.75 V < V _{ISO} < 5.25 V
		100			mA	4.5 V < V _{ISO} < 5.25 V
Efficiency at I _{ISO (MAX)} ¹			33		%	$I_{ISO} = 100 \text{ mA}$
V _{DDP} Supply Current						
No V _{ISO} Load	I _{DDP (Q)}		8	25	mA	
Full V _{ISO} Load	I _{DDP (MAX)}		310		mA	
Thermal Shutdown						
Shutdown Temperature			154		°C	
Thermal Hysteresis			10		°C	

 $^{^{1}}$ Maximum V_{ISO} output current is derated by 1.75 mA/ $^{\circ}$ C for T_A > 85 $^{\circ}$ C.

Table 2. ADuM5028 DC-to-DC Converter Static Specifications

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions/Comments
DC-TO-DC CONVERTER SUPPLY						
Setpoint	V_{ISO}	4.75	5.0	5.25	V	$I_{ISO} = 10 \text{ mA}$
Line Regulation	V _{ISO (LINE)}		2		mV/V	$I_{ISO} = 30 \text{ mA}, V_{DDP} = 4.5 \text{ V to } 5.5 \text{ V}$
Load Regulation ¹	V _{ISO (LOAD)}		1	5	%	$I_{ISO} = 10 \text{ mA to } 54 \text{ mA}$
Output Ripple ¹	V _{ISO (RIP)}		75		mV p-p	20 MHz bandwidth, $C_{BO} = 0.1 \mu F 10 \mu F$, $I_{ISO} = 54 \text{ mA}$
Output Noise ¹	V _{ISO (NOISE)}		200		mV p-p	$C_{BO} = 0.1 \mu\text{F} 10 \mu\text{F}, I_{ISO} = 54 \text{mA}$
Switching Frequency	fosc		180		MHz	
PWM Frequency	f_{PWM}		625		kHz	
Output Supply Current ¹	Iso (MAX)	60			mA	4.75 V < V _{ISO} < 5.25 V
Efficiency at I _{ISO (MAX)} 1			33		%	$I_{ISO} = 60 \text{ mA}$
V _{DDP} Supply Current						
No V _{ISO} Load	I _{DDP} (Q)		8	25	mA	
Full V _{ISO} Load	I _{DDP} (MAX)		310		mA	
Thermal Shutdown						
Shutdown Temperature			154		°C	
Thermal Hysteresis			10		°C	

 $^{^{1}}$ Maximum $V_{\rm ISO}$ output current is derated by 1 mA/°C for $T_{A} > 85^{\circ}C.$

ELECTRICAL CHARACTERISTICS—5 V PRIMARY INPUT SUPPLY/3.3 V SECONDARY ISOLATED SUPPLY

All typical specifications are at $T_A = 25$ °C, $V_{DDP} = 5.0$ V, $V_{ISO} = 3.3$ V. Minimum/maximum specifications apply over the entire recommended operation range, which is 4.5 V $\leq V_{DDP} \leq 5.5$ V, 3.0 V $\leq V_{ISO} \leq 3.6$ V, and -40 °C $\leq T_A \leq +125$ °C, unless otherwise noted.

Table 3. ADuM5020 DC-to-DC Converter Static Specifications

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions/Comments
DC-TO-DC CONVERTER SUPPLY						
Setpoint	V _{ISO}	3.135	3.3	3.465	V	$I_{ISO} = 10 \text{ mA}$
Line Regulation	V _{ISO (LINE)}		2		mV/V	$I_{ISO} = 50 \text{ mA}, V_{DDP} = 3.0 \text{ V to } 3.6 \text{ V}$
Load Regulation ¹	V _{ISO (LOAD)}		1	5	%	$I_{ISO} = 10 \text{ mA to } 90 \text{ mA}$
Output Ripple ¹	V _{ISO (RIP)}		50		mV p-p	20 MHz bandwidth, $C_{BO} = 0.1 \mu F 10 \mu F$, $I_{ISO} = 90 \text{ mA}$
Output Noise ¹	V _{ISO (NOISE)}		130		mV p-p	$C_{BO} = 0.1 \mu\text{F} 10 \mu\text{F}, I_{ISO} = 90 \text{mA}$
Switching Frequency	fosc		180		MHz	
PWM Frequency	f _{PWM}		625		kHz	
Output Supply Current ¹	I _{ISO (MAX)}	50			mA	3.135 V < V _{ISO} < 3.465 V
		100			mA	$3.0 \text{ V} < \text{V}_{ISO} < 3.465 \text{ V}$
Efficiency at I _{ISO (MAX)} ¹			27		%	$I_{ISO} = 100 \text{ mA}$
V _{DDP} Supply Current						
No V _{ISO} Load	I _{DDP (Q)}		5	18	mA	
Full V _{ISO} Load	I _{DDP (MAX)}		250		mA	
Thermal Shutdown						
Shutdown Temperature			154		°C	
Thermal Hysteresis			10		°C	

 $^{^{1}}$ Maximum V_{ISO} output current is derated by 1.75 mA/°C for $T_{A} > 85^{\circ}C.$

Table 4. ADuM5028 DC-to-DC Converter Static Specifications

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions/Comments
DC-TO-DC CONVERTER SUPPLY						
Setpoint	V _{ISO}	3.135	3.3	3.465	V	$I_{ISO} = 10 \text{ mA}$
Line Regulation	V _{ISO (LINE)}		2		mV/V	$I_{ISO} = 30 \text{ mA}, V_{DDP} = 3.0 \text{ V to } 3.6 \text{ V}$
Load Regulation ¹	V _{ISO (LOAD)}		1	5	%	$I_{ISO} = 10 \text{ mA to } 54 \text{ mA}$
Output Ripple ¹	V _{ISO (RIP)}		50		mV p-p	20 MHz bandwidth, $C_{BO} = 0.1 \mu F 10 \mu F$, $I_{ISO} = 54 \text{ mA}$
Output Noise ¹	V _{ISO} (NOISE)		130		mV p-p	$C_{BO} = 0.1 \mu \text{F} 10 \mu \text{F}, I_{ISO} = 54 \text{mA}$
Switching Frequency	fosc		180		MHz	
PWM Frequency	f _{PWM}		625		kHz	
Output Supply Current ¹	I _{ISO (MAX)}	60			mA	3.135 V < V _{ISO} < 3.465 V
Efficiency at I _{ISO (MAX)} 1			27		%	$I_{ISO} = 60 \text{ mA}$
V _{DDP} Supply Current						
No V _{ISO} Load	I _{DDP (Q)}		5	18	mA	
Full V _{ISO} Load	I _{DDP} (MAX)		250		mA	
Thermal Shutdown						
Shutdown Temperature			154		°C	
Thermal Hysteresis			10		°C	

 $^{^{1}}$ Maximum V_{ISO} output current is derated by 1 mA/°C for $T_{\text{A}} > 85^{\circ}\text{C}.$

REGULATORY APPROVALS

Table 5.

UL (Pending)¹	CSA (Pending)	VDE (Pending) ²	CQC (Pending)
Recognized Under 1577 Component Recognition Program ¹	Approved under CSA Component Acceptance Notice 5A	DIN V VDE V 0884-10 (VDE V 0884-10):2006-12	Certified under CQC11-471543-2012
Single Protection, 3000 V rms Isolation Voltage	CSA 60950-1-07+A1+A2 and IEC 60950-1, second edition, +A1+A2	Reinforced insulation 565 V peak, surge isolation voltage (V _{IOSM}) = 6000 V peak	GB4943.1-2011: Basic insulation at 780 V rms (1103 V peak)
	Basic insulation at 780 V rms (1103 V peak)	Transient voltage (V _{IOTM}) = 4242 V peak	Reinforced insulation at 390 V rms (552 V peak)
	Reinforced insulation at 390 V rms (552 V peak)		
	IEC 60601-1 Edition 3.1:		
	Basic insulation (1 means of patient protection (1 MOPP)), 585 V rms (827 V peak)		
	CSA 61010-1-12 and IEC 61010-1 third edition:		
	Basic insulation at 300 V rms mains, 780 V rms (1103 V peak)		
	Reinforced insulation at 300 V rms mains, 390 V rms (552 V peak)		
File E214100	File 205078	File 2471900-4880-0001	File (pending)

INSULATION AND SAFETY RELATED SPECIFICATIONS

For additional information, see www.analog.com/icouplersafety.

Table 6. ADuM5020 Insulation and Safety

Parameter	Symbol	Value	Unit	Test Conditions/Comments
Rated Dielectric Insulation Voltage		3000	V rms	1-minute duration
Minimum External Air Gap (Clearance)	L (I01)	7.8	mm min	Measured from input terminals to output terminals, shortest distance through air
Minimum External Tracking (Creepage)	L (102)	7.8	mm min	Measured from input terminals to output terminals, shortest distance path along body
Minimum Clearance in the Plane of the Printed Circuit Board (PCB Clearance)	L (PCB)	8.3	mm min	Measured from input terminals to output terminals, shortest distance through air, line of sight, in the PCB mounting plane
Minimum Internal Gap (Internal Clearance)		25.5	μm min	Insulation distance through insulation
Tracking Resistance (Comparative Tracking Index)	CTI	>600	٧	DIN IEC 112/VDE 0303 Part 1
Material Group		1		Material Group (DIN VDE 0110, 1/89, Table 1)

Table 7. ADuM5028 Insulation and Safety

Parameter	Symbol	Value	Unit	Test Conditions/Comments
Rated Dielectric Insulation Voltage		3000	V rms	1-minute duration
Minimum External Air Gap (Clearance)	L (I01)	8.3	mm min	Measured from input terminals to output terminals, shortest distance through air
Minimum External Tracking (Creepage)	L (102)	8.3	mm min	Measured from input terminals to output terminals, shortest distance path along body
Minimum Clearance in the Plane of the Printed Circuit Board (PCB Clearance)	L (PCB)	8.3	mm min	Measured from input terminals to output terminals, shortest distance through air, line of sight, in the PCB mounting plane
Minimum Internal Gap (Internal Clearance)		25.5	μm min	Insulation distance through insulation
Tracking Resistance (Comparative Tracking Index)	CTI	>600	V	DIN IEC 112/VDE 0303 Part 1
Material Group		I		Material Group (DIN VDE 0110, 1/89, Table 1)

¹ In accordance with UL 1577, each ADuM5020 and ADuM5028 are proof tested by applying an insulation test voltage ≥ 3600 V rms for 1 sec.
² In accordance with DIN V VDE V 0884-10, each ADuM5020 and ADuM5028 are proof tested by applying an insulation test voltage ≥ 1059 V peak for 1 sec (partial discharge detection limit = 5 pC). The * marking branded on the component designates DIN V VDE V 0884-10 approval.

PACKAGE CHARACTERISTICS

Table 8. ADuM5020 Package Characteristics

Parameter	Symbol	Min Typ Max Unit Test Conditions/Comments		Test Conditions/Comments	
Resistance (Input to Output) ¹	R _{I-O}	10 ¹³		Ω	
Capacitance (Input to Output) ¹	C _{I-O}	2.2		рF	f = 1 MHz
Input Capacitance ²	Cı	4.0		рF	
IC Junction to Ambient Thermal	θ_{JA}	45		°C/W	Thermocouple located at center of package
Resistance					underside ³

¹ This device is considered a 2-terminal device: Pin 1 through Pin 8 are shorted together, and Pin 9 through Pin 16 are shorted together.

Table 9. ADuM5028 Package Characteristics

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions/Comments
Resistance (Input to Output) ¹	R _{I-O}		10 ¹³		Ω	
Capacitance (Input to Output) ¹	C _{I-O}		2.2		рF	f = 1 MHz
Input Capacitance ²	Cı		4.0		рF	
IC Junction to Ambient Thermal Resistance	θја		80		°C/W	Thermocouple located at center of package underside ³

¹ This device is considered a 2-terminal device: Pin 1 through Pin 4 are shorted together, and Pin 5 through Pin 8 are shorted together.

DIN V VDE V 0884-10 (VDE V 0884-10) INSULATION CHARACTERISTICS

These isolators are suitable for reinforced electrical isolation only within the safety limit data. Maintenance of the safety data is ensured by the protective circuits. The asterisk (*) marking on packages denotes DIN V VDE V 0884-10 approval.

Table 10. ADuM5020 VDE Characteristics

Description	Test Conditions/Comments	Symbol	Characteristic	Unit
Installation Classification per DIN VDE 0110				
For Rated Mains Voltage ≤ 150 V rms			I to IV	
For Rated Mains Voltage ≤ 300 V rms			l to III	
For Rated Mains Voltage ≤ 400 V rms			l to II	
Climatic Classification			40/125/21	
Pollution Degree per DIN VDE 0110, Table 1			2	
Maximum Working Insulation Voltage		V_{IORM}	565	V peak
Input to Output Test Voltage, Method b1	$V_{IORM} \times 1.875 = V_{PR}$, 100% production test, $t_m = 1$ sec, partial discharge < 5 pC	V _{PR}	1059	V peak
Input to Output Test Voltage, Method a		V_{PR}		
After Environmental Tests Subgroup 1	$V_{IORM} \times 1.5 = V_{pd(m)}$, $t_{ini} = 60$ sec, $t_m = 10$ sec, partial discharge < 5 pC	$V_{pd(m)}$	848	V peak
After Input or Safety Test Subgroup 2 and Subgroup 3	$V_{IORM} \times 1.2 = V_{pd(m)}$, $t_{ini} = 60$ sec, $t_m = 10$ sec, partial discharge < 5 pC	$V_{pd(m)}$	678	V peak
Highest Allowable Overvoltage	Transient overvoltage, $t_{TR} = 10$ sec	V_{IOTM}	4242	V peak
Withstand Isolation Voltage	1 minute withstand rating	V _{ISO}	3000	V rms
Surge Isolation Voltage Reinforced	$V_{IOSM(TEST)} = 10 \text{ kV}$; 1.2 µs rise time; 50 µs, 50% fall time	V _{IOSM}	6000	V peak
Safety Limiting Values	Maximum value allowed in the event of a failure (see Figure 3)			
Case Temperature		Ts	150	°C
Total Power Dissipation at 25°C		I _{S1}	2.78	W
Insulation Resistance at T _S	$V_{IO} = 500 \text{ V}$	R_{S}	>10 ⁹	Ω

² Input capacitance is from any input data pin to ground.

³ The value of θ_{JA} is based on devices mounted on a JEDEC JESD-51 standard 2s2p board and still air.

² Input capacitance is from any input data pin to ground.

³ The value of θ_{JA} is based on devices mounted on a JEDEC JESD-51 standard 2s2p board and still air.

Data Sheet ADuM5020/ADuM5028

Table 11. ADuM5028 VDE Characteristics

Description	Test Conditions/Comments	Symbol	Characteristic	Unit
Installation Classification per DIN VDE 0110				
For Rated Mains Voltage ≤ 150 V rms			I to IV	
For Rated Mains Voltage ≤ 300 V rms			I to III	
For Rated Mains Voltage ≤ 400 V rms			l to II	
Climatic Classification			40/125/21	
Pollution Degree per DIN VDE 0110, Table 1			2	
Maximum Working Insulation Voltage		V _{IORM}	565	V peak
Input to Output Test Voltage, Method b1	$V_{IORM} \times 1.875 = V_{PR}$, 100% production test, $t_m = 1$ sec, partial discharge < 5 pC	V_{PR}	1059	V peak
Input to Output Test Voltage, Method a		V_{PR}		
After Environmental Tests Subgroup 1	$V_{IORM} \times 1.5 = V_{pd(m)}$, $t_{ini} = 60$ sec, $t_m = 10$ sec, partial discharge < 5 pC	$V_{pd(m)}$	848	V peak
After Input and/or Safety Test Subgroup 2 and Subgroup 3	$V_{IORM} \times 1.2 = V_{pd(m)}$, $t_{ini} = 60$ sec, $t_m = 10$ sec, partial discharge < 5 pC	$V_{pd(m)}$	678	V peak
Highest Allowable Overvoltage	Transient overvoltage, t _{TR} = 10 sec	V_{IOTM}	4242	V peak
Withstand Isolation Voltage	1 minute withstand rating	V _{ISO}	3000	V rms
Surge Isolation Voltage Reinforced	$V_{IOSM(TEST)} = 10 \text{ kV}$; 1.2 µs rise time; 50 µs, 50% fall time	V_{IOSM}	6000	V peak
Safety Limiting Values	Maximum value allowed in the event of a failure (see Figure 4)			
Case Temperature		Ts	150	°C
Total Power Dissipation at 25°C		I _{S1}	1.56	W
Insulation Resistance at T _S	$V_{IO} = 500 \text{ V}$	Rs	>109	Ω




Figure 3. ADuM5020 Thermal Derating Curve, Dependence of Safety Limiting Values with Ambient Temperature per DIN V VDE V 0884-10




Figure 4. ADuM5028 Thermal Derating Curve, Dependence of Safety Limiting Values with Ambient Temperature per DIN V VDE V 0884-10

RECOMMENDED OPERATING CONDITIONS

Table 12.

Parameter	Symbol	Min	Тур	Max	Unit
Operating Temperature ¹	T _A	-40		+125	°C
Supply Voltages ²	V_{DDP}				
V_{DDP} at $V_{ISO} = 3.135 \text{ V}$ to 3.465 V		4.5		5.5	V
V_{DDP} at $V_{ISO} = 4.75 \text{ V}$ to 5.25 V		4.5		5.5	٧

 $^{^{1}}$ Operation at >85°C requires reduction of the maximum load current.

² Each voltage is relative to its respective ground.

ABSOLUTE MAXIMUM RATINGS

 $T_A = 25$ °C, unless otherwise noted.

Table 13.

Parameter	Rating
Storage Temperature (T _{ST})	−55°C to +150°C
Ambient Operating Temperature (T _A)	−40°C to +125°C
Supply Voltages (V _{DDP} , V _{ISO}) ¹	−0.5 V to +7.0 V
V _{ISO} Supply Current	
ADuM5020	100 mA
ADuM5028	60 mA
Input Voltage (PDIS, V _{SEL}) ^{1, 2}	$-0.5 \mathrm{V}\mathrm{to}\mathrm{V}_{\mathrm{DDI}} + 0.5 \mathrm{V}$
Common-Mode Transients ³	-200 kV/μs to +200 kV/μs

¹ All voltages are relative to their respective ground.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

Table 14. Maximum Continuous Working Voltage Supporting 50-Year Minimum Lifetime¹

Parameter	Max	Unit	Applicable Certification
AC Voltage			
Bipolar Waveform	560	V peak	50-year operation
Unipolar Waveform			
Basic Insulation	560	V peak	50-year operation
DC Voltage			
Basic Insulation	1000	V peak	50-year operation

¹ Maximum continuous working voltage refers to the continuous voltage magnitude imposed across the isolation barrier. See the Insulation Lifetime section for more information.

ESD CAUTION



ESD (electrostatic discharge) sensitive device.Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

² V_{DDI} is the input side supply voltage.

³ Common-mode transients refer to common-mode transients across the insulation barrier. Common-mode transients exceeding the absolute maximum ratings may cause latch-up or permanent damage.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




Figure 5. Pin Configuration

Table 15. ADuM5020 Pin Function Descriptions

Tuble 10, 112 units of a little units of a conference			
Pin No.	Mnemonic	Description	
1, 7, 10, 16	NIC	No Internal Connection. Leave these pins floating.	
2, 4, 6, 8	GND ₁	Ground 1. Ground reference for the primary. It is recommended that these pins be connected to a common ground.	
3	PDIS	Power Disable. When tied to any GND ₁ pin, the V _{ISO} output voltage is active. When a logic high voltage is applied, the V _{ISO} output voltage is shut down. Do not leave this pin floating.	
5	V_{DDP}	Primary Supply Voltage, 4.5 V to 5.5 V.	
9, 11, 13, 15	GND _{ISO}	Ground Reference for V _{ISO} on Side 2. It is recommended that these pins be connected to a common ground.	
12	V _{ISO}	Secondary Supply Voltage Output for External Loads.	
14	V _{SEL}	Output Voltage Selection.	




Figure 6. ADuM5028 Pin Configuration

Table 16. ADuM5028 Pin Function Descriptions

Pin No.	Mnemonic	Description
1	PDIS	Power Disable. When tied to any GND ₁ pin, the V _{ISO} output voltage is active. When a logic high voltage is applied, the V _{ISO} output voltage is shut down. Do not leave this pin floating.
2, 4	GND₁	Ground 1. Ground reference for the primary. It is recommended that these pins be connected to a common ground.
3	V_{DDP}	Primary Supply Voltage, 4.5 V to 5.5 V.
5, 7	GND _{ISO}	Ground Reference for V _{ISO} on Side 2. It is recommended that these pins be connected together.
6	V _{ISO}	Secondary Supply Voltage Output for External Loads.
8	V _{SEL}	Output Voltage Selection. Connect V _{SEL} to V _{ISO} for 5 V output or connect V _{SEL} to GND _{ISO} for 3.3 V output. This pin has a weak internal pull-up; therefore, do not leave this pin floating.

TRUTH TABLE

Table 17. Truth Table (Positive Logic)

V _{DDP} (V)	V _{SEL} Input	PDIS Input	V _{ISO} Output (V)
5	High	Low	5
5	Don't care	High	0
5	Low	Low	3.3
5	Don't care	High	0

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 7. Typical Power Supply Efficiency in Supported Supply Configurations




Figure 8. I_{ISO} Output Current vs. Input Current in Supported Power Configurations




Figure 9. Total Power Dissipation vs. I_{ISO} Output Current in Supported Power Configurations




Figure 10. V_{ISO} vs. I_{ISO} Output Current, Input = 5 V, V_{ISO} = 5 V




Figure 11. V_{ISO} vs. I_{ISO} Output Current, Input = 5 V, V_{ISO} = 3.3 V




Figure 12. V_{ISO} vs. Temperature, Input = 5 V, V_{ISO} Output = 5 V




Figure 13. V_{ISO} vs. Temperature, Input = 3.3 V, V_{ISO} Output = 3.3 V




Figure 14. V_{ISO} Ripple, 5 V Input to 5 V Output at 90% Load, Bandwidth = 20 MHz




Figure 15. V_{ISO} Ripple, 5 V Input to 3.3 V Output at 90% Load, Bandwidth = 20 MHz




Figure 16. Short-Circuit Input Current (I_{DD1}) and Power Dissipation vs. V_{DDP}




Figure 17. V_{ISO} Transient Load Response 5 V Input to 5 V Output 10% to 90% Load Step




Figure 18. $V_{\rm ISO}$ Transient Load Response 5 V Input to 3.3 V Output, 10% to 90% Load Step




Figure 19. 5 V Input to 5 V Output V $_{\rm ISO}$ Start-Up Transient at 10% and 90% Load




Figure 20. 5 V Input to 3.3 V Output $V_{\rm ISO}$ Start-Up Transient at 10% and 90% Load

THEORY OF OPERATION

The ADuM5020/ADuM5028 dc-to-dc work on principles that are common to most standard power supplies. The converters have a split controller architecture with isolated PWM feedback. VDDP power is supplied to an oscillating circuit that switches current into a chip scale air core transformer. Power transferred to the secondary side is rectified and regulated to 3.3 V or 5.0 V, depending on the setting of the V_{SEL} pin. The secondary (V_{ISO}) side controller regulates the output by creating a PWM control signal that is sent to the primary (V_{DDP}) side by a dedicated

*i*Coupler data channel. The PWM modulates the oscillator circuit to control the power being sent to the secondary side. Feedback allows significantly higher power and efficiency.

The ADuM5020/ADuM5028 implement undervoltage lockout (UVLO) with hysteresis on the primary and secondary side input and output pins as well as the V_{DDP} power input. The UVLO feature ensures that the converters do not go into oscillation due to noisy input power or slow power-on ramp rates.

APPLICATIONS INFORMATION PCB LAYOUT

The ADuM5020 and ADuM5028 *iso*Power integrated dc-to-dc converters require power supply bypassing at the input and output supply pins (see Figure 25 and Figure 26). Low effective series resistance (ESR) 0.1 μF bypass capacitors are required between the $V_{\rm DDP}$ pin and GND1 pin, as close to the chip pads as possible. Low ESR 0.1 μF or 0.22 μF capacitors are required between the $V_{\rm ISO}$ pin and GND150 pin, as close to the chip pads as possible (see the C150 note in Figure 23 and Figure 24 for more information). The *iso*Power inputs require multiple passive components to bypass the power effectively, as well as set the output voltage and bypass the core voltage regulator (see Figure 21 through Figure 26).




Figure 21. ADuM5020 VDDP Bias and Bypass Components




Figure 22. ADuM5028 V_{DDP} Bias and Bypass Components




Figure 23. ADuM5020 VISO Bias and Bypass Components




Figure 24. ADuM5028 Viso Bias and Bypass Components

The power supply section of the ADuM5020 and ADuM5028 uses a 180 MHz oscillator frequency to efficiently pass power through its chip scale transformers. Bypass capacitors are required

for several operating frequencies. Noise suppression requires a low inductance, high frequency capacitor, whereas ripple suppression and proper regulation require a large value capacitor. These capacitors are most conveniently connected between the $V_{\rm DDP}$ pin and GND_1 pin, and between the $V_{\rm ISO}$ pin and $GND_{\rm ISO}$ pin. To suppress noise and reduce ripple, a parallel combination of at least two capacitors is required. The recommended capacitor values are $0.1~\mu F$ and $10~\mu F$ for $V_{\rm DDP}$ and $V_{\rm ISO}$. The smaller capacitor must have a low ESR. For example, use of a ceramic capacitor is advised. The total lead length between the ends of the $0.1~\mu F$ low ESR capacitors, and the power supply pins must not exceed 2 mm.

To reduce the level of electromagnetic radiation, the impedance to high frequency currents between the $V_{\rm ISO}$ and GND $_{\rm ISO}$ pins and the PCB trace connections can be increased. Using this method of electromagnetic interference (EMI) suppression controls the radiating signal at its source by placing surface-mount ferrite beads in series with the $V_{\rm ISO}$ and GND $_{\rm ISO}$ pins, as shown in Figure 25 and Figure 26. The impedance of the ferrite bead is chosen to be about 1.8 k Ω between the 100 MHz and 1 GHz frequency range to reduce the emissions at the 180 MHz primary switching frequency and the 360 MHz secondary side rectifying frequency and harmonics. See Table 18 for examples of appropriate surface-mount ferrite beads.

Table 18. Surface-Mount Ferrite Beads Example

Manufacturer	Part No.
Taiyo Yuden	BKH1005LM182-T
Murata Electronics	BLM15HD182SN1




Figure 25. Recommended ADuM5020 PCB Layout




Figure 26. Recommended ADuM5028 PCB Layout

In applications involving high common-mode transients, ensure that board coupling across the isolation barrier is minimized. Furthermore, design the board layout such that any coupling

that does occur equally affects all pins on a given component side. Failure to ensure these steps can cause voltage differentials between pins, exceeding the absolute maximum ratings specified in Table 13, thereby leading to latch-up or permanent damage.

THERMAL ANALYSIS

The ADuM5020 and ADuM5028 each consist of three internal die attached to a split lead frame. For thermal analysis, the die is treated as a thermal unit, with the highest junction temperature reflected in the θ_{JA} values, shown in Table 8 and Table 9. The value of θ_{JA} is based on measurements taken with the devices mounted on a JEDEC standard, 4-layer board with fine width traces and still air. Under normal operating conditions, the ADuM5020 and ADuM5028 can operate at full load, but at temperatures greater than 85°C, derating the output current may be needed, as shown in Figure 3 and Figure 4.

EMI CONSIDERATIONS

The ADuM5020/ADuM5028 dc-to-dc converters must, of necessity, operate at a high frequency to allow efficient power transfer through the small transformers. This high frequency operation creates high frequency currents that can propagate in circuit board ground and power planes, requiring proper power supply bypassing at the input and output supply pins (see Figure 25 and Figure 26). Using proper layout, bypassing techniques, and surface-mount ferrite beads in series with the $V_{\rm ISO}$ and $GND_{\rm ISO}$ pins, the dc-to-dc converters are designed to provide regulated, isolated power that is below CISPR22 Class B limits at full load on a 2-layer PCB with ferrites.

INSULATION LIFETIME

All insulation structures eventually break down when subjected to voltage stress over a sufficiently long period. The rate of insulation degradation is dependent on the characteristics of the voltage waveform applied across the insulation, as well as on the materials and material interfaces.

The two types of insulation degradation of primary interest are breakdown along surfaces exposed to the air and insulation wear out. Surface breakdown is the phenomenon of surface tracking and the primary determinant of surface creepage requirements in system level standards. Insulation wear out is the phenomenon where charge injection or displacement currents inside the insulation material cause long-term insulation degradation.

Surface Tracking

Surface tracking is addressed in electrical safety standards by setting a minimum surface creepage based on the working voltage, the environmental conditions, and the properties of the insulation material. Safety agencies perform characterization testing on the surface insulation of components that allows the components to be categorized in different material groups. Lower material group

ratings are more resistant to surface tracking and, therefore, can provide adequate lifetime with smaller creepage. The minimum creepage for a given working voltage and material group is in each system level standard and is based on the total rms voltage across the isolation, pollution degree, and material group. The material group and creepage for the ADuM5020 and ADuM5028 are presented in Table 6 and Table 7.

Insulation Wear Out

The lifetime of insulation caused by wear out is determined by its thickness, material properties, and the voltage stress applied. It is important to verify that the product lifetime is adequate at the application working voltage. The working voltage supported by an isolator for wear out may not be the same as the working voltage supported for tracking. The working voltage applicable to tracking is specified in most standards.

Testing and modeling show that the primary driver of long-term degradation is displacement current in the polyimide insulation causing incremental damage. The stress on the insulation can be grouped into broad categories, such as dc stress, which causes very little wear out because there is no displacement current, and an ac component time varying voltage stress, which causes wear out.

The ratings in certification documents are usually based on a 60 Hz sinusoidal waveform because this stress reflects isolation from line voltage. However, many practical applications have combinations of 60 Hz ac and dc across the barrier as shown in Equation 1. Because only the ac portion of the stress causes wear out, the equation can be rearranged to solve for the ac rms voltage, as shown in Equation 2. For insulation wear out with the polyimide materials used in these products, the ac rms voltage determines the product lifetime.

$$V_{RMS} = \sqrt{{V_{AC}}_{RMS}^2 + {V_{DC}}^2}$$
 (1)

0

$$V_{AC RMS} = \sqrt{V_{RMS}^2 - V_{DC}^2}$$
 (2)

where:

 V_{RMS} is the total rms working voltage.

 $V_{AC\,RMS}$ is the time varying portion of the working voltage. V_{DC} is the dc offset of the working voltage.

Calculation and Use of Parameters Example

The following example frequently arises in power conversion applications. Assume that the line voltage on one side of the isolation is 240 V ac rms and a 400 V dc bus voltage is present on the other side of the isolation barrier. The isolator material is polyimide. To establish the critical voltages in determining the creepage, clearance, and lifetime of a device, see Figure 27 and the following equations.

Data Sheet ADuM5020/ADuM5028




Figure 27. Critical Voltage Example

The working voltage across the barrier from Equation 1 is

$$V_{RMS} = \sqrt{{V_{AC}}_{RMS}^2 + {V_{DC}}^2}$$

$$V_{RMS} = \sqrt{240^2 + 400^2}$$

$$V_{RMS} = 466 \text{ V}$$

This V_{RMS} value is the working voltage used together with the material group and pollution degree when looking up the creepage required by a system standard.

To determine if the lifetime is adequate, obtain the time varying portion of the working voltage. To obtain the ac rms voltage, use Equation 2.

$$V_{AC\ RMS} = \sqrt{{V_{RMS}}^2 - {V_{DC}}^2}$$


$$V_{AC\ RMS} = \sqrt{466^2 - 400^2}$$

$$V_{ACRMS} = 240 \text{ V rms}$$

In this case, the ac rms voltage is simply the line voltage of $240~\rm V$ rms. This calculation is more relevant when the waveform is not sinusoidal. The value is compared to the limits for working voltage in Table 14 for the expected lifetime, which is less than a $60~\rm Hz$ sine wave, and it is well within the limit for a $50~\rm year$ service life.

Note that the dc working voltage limit is set by the creepage of the package as specified in IEC 60664-1. This value can differ for specific system level standards.

OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MS-013-AA
CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS
(IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR
REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

Figure 28. 16-Lead Standard Small Outline Package [SOIC_W] Wide Body (RW-16)

Dimensions shown in millimeters and (inches)




Figure 29. 8-Lead Standard Small Outline Package, with Increased Creepage [SOIC_IC]
Wide Body
(RI-8-1)
Dimensions shown in millimeters

ORDERING GUIDE

Model ^{1,2,3}	Typical V _{DDP} Voltage (V)	Temperature Range	Package Description	Package Option
ADuM5020-5BRWZ	5.0	-40°C to +125°C	16-Lead SOIC_W	RW-16
ADuM5020-5BRWZ-RL	5.0	-40°C to +125°C	16-Lead SOIC_W	RW-16
ADuM5028-5BRIZ	5.0	-40°C to +125°C	8-Lead SOIC_IC	RI-8-1
ADuM5028-5BRIZ-RL	5.0	-40°C to +125°C	8-Lead SOIC_IC	RI-8-1
EVAL-ADuM5020EBZ			ADuM5020 Evaluation Board	
EVAL-ADuM5028EBZ			ADuM5028 Evaluation Board	

 $^{^{1}}$ Z = RoHS Compliant Part.

³ The EVAL-ADuM5028EBZ is packaged with the ADuM5028-5BRIZ installed.



 $^{^{\}rm 2}$ The EVAL-ADuM5020EBZ is packaged with the ADuM5020-5BRWZ installed.