

Power MOS Field-Effect Transistors

N-Channel Enhancement-Mode Power Field-Effect Transistors

24 A and 27 A, 60 V – 100 V

$r_{DS(on)}$ = 0.085 Ω and 0.11 Ω


Features:

- SOA is power-dissipation limited
- Nanosecond switching speeds
- Linear transfer characteristics
- High input impedance
- Majority carrier device

The IRF140, IRF141, IRF142, and IRF143 are n-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The IRF-types are supplied in the JEDEC TO-204AE metal package.

N-CHANNEL ENHANCEMENT MODE



TERMINAL DIAGRAM

TERMINAL DESIGNATION




JEDEC TO-204AE

Absolute Maximum Ratings

Parameter	IRF140	IRF141	IRF142	IRF143	Units
V_{DS} Drain - Source Voltage ①	100	60	100	60	V
V_{DGR} Drain - Gate Voltage ($R_{GS} = 20\text{ k}\Omega$) ①	100	60	100	60	V
$I_D @ T_C = 25^\circ\text{C}$ Continuous Drain Current	27	27	24	24	A
$I_D @ T_C = 100^\circ\text{C}$ Continuous Drain Current	17	17	15	15	A
I_{DM} Pulsed Drain Current ③	108	108	96	96	A
V_{GS} Gate - Source Voltage	± 20				V
$P_D @ T_C = 25^\circ\text{C}$ Max. Power Dissipation	125 (See Fig. 14)				W
Linear Derating Factor	1.0 (See Fig. 14)				W/ $^\circ\text{C}$
I_{LM} Inductive Current, Clamped	(See Fig. 15 and 16) $L = 100\mu\text{H}$				A
	108	108	96	96	
T_J Operating Junction and Storage Temperature Range	-55 to 150				$^\circ\text{C}$
T_{stg} Lead Temperature	300 (0.063 in. (1.6mm) from case for 10s)				$^\circ\text{C}$

IRF140, IRF141, IRF142, IRF143

Electrical Characteristics @ $T_C = 25^\circ\text{C}$ (Unless Otherwise Specified)

Parameter		Type	Min.	Typ.	Max.	Units	Test Conditions	
BV _{DSS} Drain - Source Breakdown Voltage		IRF140	100	—	—	V	V _{GS} = 0V	
		IRF142						
		IRF141	60	—	—	V	I _D = 250μA	
		IRF143						
V _{GS(th)} Gate Threshold Voltage		ALL	2.0	—	4.0	V	V _{DS} = V _{GS} , I _D = 250μA	
I _{GSS} Gate-Source Leakage Forward		ALL	—	—	100	nA	V _{GS} = 20V	
I _{GSS} Gate-Source Leakage Reverse		ALL	—	—	-100	nA	V _{GS} = -20V	
I _{DSS} Zero Gate Voltage Drain Current		ALL	—	—	250	μA	V _{DS} = Max. Rating, V _{GS} = 0V	
			—	—	1000	μA	V _{DS} = Max. Rating × 0.8, V _{GS} = 0V, T _C = 125°C	
I _{D(on)} On-State Drain Current ②		IRF140	27	—	—	A	V _{DS} > I _{D(on)} × R _{DS(on)} max., V _{GS} = 10V	
		IRF141						
		IRF142	24	—	—	A		
		IRF143						
R _{DS(on)} Static Drain-Source On-State Resistance ②		IRF140	—	0.07	0.085	Ω	V _{GS} = 10V, I _D = 15A	
		IRF141						
		IRF142	—	0.09	0.11	Ω		
		IRF143						
g _{fs} Forward Transconductance ②		ALL	6.0	10	—	S (S)	V _{DS} > I _{D(on)} × R _{DS(on)} max., I _D = 15A	
C _{iss} Input Capacitance		ALL	—	1275	—	pF	V _{GS} = 0V, V _{DS} = 25V, f = 1.0 MHz	
C _{oss} Output Capacitance		ALL	—	550	—	pF	See Fig. 10	
C _{rss} Reverse Transfer Capacitance		ALL	—	160	—	pF		
t _{d(on)} Turn-On Delay Time		ALL	—	16	30	ns	V _{DD} = 30V, I _D = 15A, Z _o = 4.7Ω	
t _r Rise Time		ALL	—	27	60	ns	See Fig. 17	
t _{d(off)} Turn-Off Delay Time		ALL	—	38	80	ns	(MOSFET switching times are essentially independent of operating temperature.)	
t _f Fall Time		ALL	—	14	30	ns		
Q _g Total Gate Charge (Gate-Source Plus Gate-Drain)		ALL	—	38	60	nC	V _{GS} = 10V, I _D = 34A, V _{DS} = 0.8 Max. Rating. See Fig. 18 for test circuit. (Gate charge is essentially independent of operating temperature.)	
Q _{gs} Gate-Source Charge		ALL	—	17	26	nC		
Q _{gd} Gate-Drain ("Miller") Charge		ALL	—	21	32	nC		
L _D Internal Drain Inductance		ALL	—	5.0	—	nH	Measured between the contact screw on header that is closer to source and gate pins and center of die.	Modified MOSFET symbol showing the internal device inductances. 
L _S Internal Source Inductance		ALL	—	12.5	—	nH	Measured from the source pin, 6 mm (0.25 in.) from header and source bonding pad.	

Thermal Resistance

R _{thJC} Junction-to-Case	ALL	—	—	1.0	$^\circ\text{C/W}$	
R _{thCS} Case-to-Sink	ALL	—	0.1	—	$^\circ\text{C/W}$	Mounting surface flat, smooth, and greased.
R _{thJA} Junction-to-Ambient	ALL	—	—	30	$^\circ\text{C/W}$	Free Air Operation

Source-Drain Diode Ratings and Characteristics

I _S Continuous Source Current (Body Diode)	IRF140	—	—	27	A	Modified MOSFET symbol showing the integral reverse P-N junction rectifier. 
	IRF141	—	—	24	A	
	IRF142	—	—	24	A	
I _{SM} Pulse Source Current (Body Diode) ③	IRF140	—	—	108	A	
	IRF141	—	—	108	A	
	IRF142	—	—	96	A	
V _{SD} Diode Forward Voltage ②	IRF140	—	—	2.5	V	T _C = 25 $^\circ$ C, I _S = 27A, V _{GS} = 0V
	IRF141	—	—	2.3	V	T _C = 25 $^\circ$ C, I _S = 24A, V _{GS} = 0V
t _{rr} Reverse Recovery Time	ALL	—	500	—	ns	T _J = 150 $^\circ$ C, I _F = 27A, dI _F /dt = 100A/ μ s
Q _{RR} Reverse Recovered Charge	ALL	—	2.9	—	μ C	T _J = 150 $^\circ$ C, I _F = 27A, dI _F /dt = 100A/ μ s
t _{on} Forward Turn-on Time	ALL	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L _S + L _D .				

① T_J = 25 $^\circ$ C to 150 $^\circ$ C.② Pulse Test: Pulse width $\leq$ 300 μ s, Duty Cycle $\leq$ 2%.

③ Repetitive Rating: Pulse width limited by max. junction temperature.

See Transient Thermal Impedance Curve (Fig. 5).

IRF140, IRF141, IRF142, IRF143




Fig. 1 – Typical Output Characteristics




Fig. 2 – Typical Transfer Characteristics




Fig. 3 – Typical Saturation Characteristics




Fig. 4 – Maximum Safe Operating Area




Fig. 5 – Maximum Effective Transient Thermal Impedance, Junction-to-Case Vs. Pulse Duration

IRF140, IRF141, IRF142, IRF143

3




Fig. 6 – Typical Transconductance Vs. Drain Current




Fig. 7 – Typical Source-Drain Diode Forward Voltage




Fig. 8 – Breakdown Voltage Vs. Temperature




Fig. 9 – Normalized On-Resistance Vs. Temperature




Fig. 10 – Typical Capacitance Vs. Drain-to-Source Voltage




Fig. 11 – Typical Gate Charge Vs. Gate-to-Source Voltage

IRF140, IRF141, IRF142, IRF143




Fig. 12 – Typical On-Resistance Vs. Drain Current




Fig. 13 – Maximum Drain Current Vs. Case Temperature




Fig. 14 – Power Vs. Temperature Derating Curve




Fig. 15 – Clamped Inductive Test Circuit




Fig. 16 – Clamped Inductive Waveforms




Fig. 17 – Switching Time Test Circuit




Fig. 18 – Gate Charge Test Circuit