


Universal Decade Counter

The MC10137 is a high speed synchronous counter that can count up, down, preset, or stop count at frequencies exceeding 100 MHz. The flexibility of this device allows the designer to use one basic counter for most applications. The synchronous count feature makes the MC10137 suitable for either computers or instrumentation.


Three control lines (S1, S2, and Carry In) determine the operation mode of the counter. Lines S1 and S2 determine one of four operations; preset (program), increment (count up), decrement (count down), or hold (stop count). Note that in the preset mode a clock pulse is necessary to load the counter, and the information present on the data inputs (D0, D1, D2, and D3) will be entered into the counter. Carry Out goes low on the terminal count. The Carry Out on the MC10137 is partially decoded from Q1 and Q2 directly, so in the preset mode the condition of the Carry Out after the Clock's positive excursion will depend on the condition of Q1 and/or Q2. The counter changes state only on the positive going edge of the clock. Any other input may change at any time except during the positive transition of the clock. The sequence for counting out of improper states is as shown in the State Diagrams.

$P_D = 625 \text{ mW typ/pkg (No Load)}$
 $f_{\text{count}} = 150 \text{ MHz typ}$
 $t_{pd} = 3.3 \text{ ns typ (C-Q)}$
 $\quad = 7.0 \text{ ns typ (C-C}_{out}\text{)}$
 $\quad = 5.0 \text{ ns typ (C}_{in}\text{-C}_{out}\text{)}$




FUNCTION SELECT TABLE		
S1	S2	Operating Mode
L	L	Preset (Program)
L	H	Increment (Count Up)
H	L	Decrement (Count Down)
H	H	Hold (Stop Count)

MC10137





L SUFFIX
CERAMIC PACKAGE
CASE 620-10



P SUFFIX
PLASTIC PACKAGE
CASE 648-08

PIN ASSIGNMENT





NOTE: Flip-flops will toggle when all \overline{T} inputs are low.

SEQUENTIAL TRUTH TABLE*


INPUTS								OUTPUTS				
S1	S2	D0	D1	D2	D3	Carry In	Clock **	Q0	Q1	Q2	Q3	Carry Out
L	L	H	H	H	L	X	H	H	H	H	L	H
L	H	X	X	X	X	L	H	L	L	L	H	H
L	H	X	X	X	X	L	H	H	L	L	H	L
L	H	X	X	X	X	L	H	L	L	L	L	H
L	H	X	X	X	X	L	H	H	L	L	L	H
L	H	X	X	X	X	H	H	H	L	L	L	H
L	H	X	X	X	X	X	H	H	L	L	L	H
L	L	H	H	L	L	X	H	H	H	L	L	H
H	L	X	X	X	X	L	H	L	H	L	L	H
H	L	X	X	X	X	L	H	H	L	L	L	H
H	L	X	X	X	X	L	H	L	L	L	L	L

* Truth table shows logic states assuming inputs vary in sequence shown from top to bottom.
** A clock H is defined as a clock input transition from a low to a high logic level.

ELECTRICAL CHARACTERISTICS

Characteristic		Symbol	Pin Under Test	Test Limits						Unit	
				−30°C		+25°C			+85°C		
				Min	Max	Min	Typ	Max	Min		Max
Power Supply Drain Current		I _E	8		165		120	150		165	mAdc
Input Current		I _{inH}	5,6,11,12 7 9,10 13		350 425 390 460			220 265 245 290		220 265 245 290	μAdc
		I _{inL}	All	0.5		0.5			0.3		μAdc
Output Voltage	Logic 1	V _{OH}	14 (2.)	−1.060	−0.890	−0.960		−0.810	−0.890	−0.700	Vdc
Output Voltage	Logic 0	V _{OL}	14 (2.)	−1.890	−1.675	−1.850		−1.650	−1.825	−1.615	Vdc
Threshold Voltage	Logic 1	V _{OHA}	14 (2.)	−1.080		−0.980			−0.910		Vdc
Threshold Voltage	Logic 0	V _{OLA}	14 (2.)		−1.655			−1.630		−1.595	Vdc
Switching Times (50Ω Load)											ns
Propagation Delay	Clock Input	t ₁₃₊₁₄₊	14	0.8	4.8	1.0	3.3	4.5	1.1	5.0	
		t _{13+14−}	14	0.8	4.8	1.0	3.3	4.5	1.1	5.0	
		t ₁₃₊₄₊	4	2.0	10.9	2.5	7.0	10.5	2.4	11.5	
		t _{13+4−}	4	2.0	10.9	2.5	7.0	10.5	2.4	11.5	
	Carry In to Carry Out	t _{10−4−}	4 (3.)	1.6	7.4	1.6	5.0	6.9	1.9	7.5	
		t ₁₀₊₄₊	4	1.6	7.4	1.6	5.0	6.9	1.9	7.5	
Setup Time	Data Inputs	t ₁₂₊₁₃₊	14	3.5		3.5			3.5		
		t _{12−13+}	14	3.5		3.5			3.5		
	Select Inputs	t ₉₊₁₃₊	14	7.5		7.5			7.5		
		t ₇₊₁₃₊	14	7.5		7.5			7.5		
	Carry In Input	t _{10−13+}	14	4.5		3.7			4.5		
		t ₁₃₊₁₀₊	14	−1.0		−1.0			−1.0		
Hold Time	Data Inputs	t ₁₃₊₁₂₊	14	0		0			0		
		t _{13+12−}	14	0		0			0		
	Select Inputs	t ₁₃₊₉₊	14	−2.5		−2.5			−2.5		
		t ₁₃₊₇₊	14	−2.5		−2.5			−2.5		
	Carry In Input	t _{13+10−}	14	−1.6		−1.6			−1.6		
		t ₁₀₊₁₃₊	14	4.0		3.1			4.0		
Counting Frequency		f _{countup}	14	125		125	150		125		MHz
		f _{countdown}	14	125		125	150		125		
Rise Time	(20 to 80%)	t ₄₊	4	0.9	3.3	1.1	2.0	3.3	1.1	3.5	ns
		t ₁₄₊	14	0.9	3.3	1.1	2.0	3.3	1.1	3.5	
Fall Time	(20 to 80%)	t _{4−}	4	0.9	3.3	1.1	2.0	3.3	1.1	3.5	
		t _{14−}	14	0.9	3.3	1.1	2.0	3.3	1.1	3.5	

1. Individually apply V_{ILmin} to pin under test.


2. Measure output after clock pulse  V_{IH} appears at clock input (Pin 13).

3. Before test set Q1 and Q2 outputs to a logic low.

ELECTRICAL CHARACTERISTICS (continued)

@ Test Temperature			TEST VOLTAGE VALUES (Volts)					(V _{CC}) Gnd
			V _{IHmax}	V _{ILmin}	V _{IHAmin}	V _{ILAmax}	V _{EE}	
			−30°C	−0.890	−1.890	−1.205	−1.500	−5.2
			+25°C	−0.810	−1.850	−1.105	−1.475	−5.2
			+85°C	−0.700	−1.825	−1.035	−1.440	−5.2
Characteristic	Symbol	Pin Under Test	TEST VOLTAGE APPLIED TO PINS LISTED BELOW					(V _{CC}) Gnd
			V _{IHmax}	V _{ILmin}	V _{IHAmin}	V _{ILAmax}	V _{EE}	
Power Supply Drain Current	I _E	8					8	1, 16
Input Current	I _{inH}	5,6,11,12	5,6,11,12				8	1, 16
		7	7				8	1, 16
		9,10	9,10				8	1, 16
		13	13				8	1, 16
	I _{inL}	All		Note 1.			8	1, 16
Output Voltage Logic 1	V _{OH}	14 (2.)	12	7, 9			8	1, 16
Output Voltage Logic 0	V _{OL}	14 (2.)		7, 9			8	1, 16
Threshold Voltage Logic 1	V _{OHA}	14 (2.)		7, 9	12		8	1, 16
Threshold Voltage Logic 0	V _{OLA}	14 (2.)		7, 9		12	8	1, 16
Switching Times (50Ω Load)			+1.11V	+0.31V	Pulse In	Pulse Out	−3.2 V	+2.0 V
Propagation Delay Clock Input	t ₁₃₊₁₄₊	14	12		13	14	8	1, 16
		14			13	14	8	1, 16
		4	7		13	4	8	1, 16
		4	7		13	4	8	1, 16
Carry In to Carry Out	t _{10−4−}	4 (3.)	7	13	10	4	8	1, 16
		4	7	13	10	4	8	1, 16
Setup Time Data Inputs	t ₁₂₊₁₃₊	14		7, 9	12, 13	14	8	1, 16
		14		7, 9	12, 13	14	8	1, 16
Select Inputs	t ₉₊₁₃₊	14			9, 13	14	8	1, 16
		14			7, 13	14	8	1, 16
Carry In Inputs	t _{10−13+}	14	7	9	10, 13	14	8	1, 16
		14	7	9	10, 13	14	8	1, 16
Hold Time Data Inputs	t ₁₃₊₁₂₊	14		7, 9	12, 13	14	8	1, 16
		14		7, 9	12, 13	14	8	1, 16
Select Inputs	t ₁₃₊₉₊	14			9, 13	14	8	1, 16
		14			7, 13	14	8	1, 16
Carry In Inputs	t _{13+10−}	14	7	9	10, 13	14	8	1, 16
		14	7	9	10, 13	14	8	1, 16
Counting Frequency	f _{countup}	14	7		13	14	8	1, 16
	f _{countdown}	14	9		13	14	8	1, 16
Rise Time (20 to 80%)	t ₄₊	4	7		13	4	8	1, 16
	t ₁₄₊	14	7		13	14	8	1, 16
Fall Time (20 to 80%)	t _{4−}	4	7		13	4	8	1, 16
	t _{14−}	14	7		13	14	8	1, 16


1. Individually test each input; apply V_{ILmin} to pin under test.

2. Measure output after clock pulse  V_{IH} appears at clock input (Pin 13).

3. Before test set all Q outputs to a logic high.

Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to −2.0 volts. Test procedures are shown for only one gate. The other gates are tested in the same manner.

SWITCHING TIME TEST CIRCUIT AND WAVEFORMS @ 25°C





NOTE:

t_{setup} is the minimum time before the positive transition of the clock pulse (C) that information must be present at the input D or S.

t_{hold} is the minimum time after the positive transition of the clock pulse (C) that information must remain unchanged at the input D or S.

Input Pulse
 $t_+ = t_- = 2.0 \pm 0.2 \text{ ns}$
 (20 to 80%)




(a) is the minimum time to wait after the counter has been enabled to clock it.

(b) is the minimum time before the counter has been disabled that it may be clocked.

(c) is the minimum time before the counter is enabled that a clock pulse may be applied with no effect on the state of the counter.

(d) is the minimum time to wait after the counter is disabled that a clock pulse may be applied with no effect in the state of the counter.

(b) and (c) may be negative numbers.




50-ohm termination to ground located in each scope channel input.

All input and output cables to the scope are equal lengths of 50-ohm coaxial cable. Wire length should be $< 1/4$ inch from TP_{in} to input pin and TP_{out} to output pin.

Unused outputs are connected to a 50-ohm resistor to ground.


OUTLINE DIMENSIONS

L SUFFIX
 CERAMIC DIP PACKAGE
 CASE 620-10
 ISSUE V


NOTES:

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: INCH.
3. DIMENSION L TO CENTER OF LEAD WHEN FORMED PARALLEL.
4. DIMENSION F MAY NARROW TO 0.76 (0.030) WHERE THE LEAD ENTERS THE CERAMIC BODY.


DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	0.750	0.785	19.05	19.93
B	0.240	0.295	6.10	7.49
C	—	0.200	—	5.08
D	0.015	0.020	0.39	0.50
E	0.050 BSC		1.27 BSC	
F	0.055	0.065	1.40	1.65
G	0.100 BSC		2.54 BSC	
H	0.008	0.015	0.21	0.38
K	0.125	0.170	3.18	4.31
L	0.300 BSC		7.62 BSC	
M	0°	15°	0°	15°
N	0.020	0.040	0.51	1.01

P SUFFIX
 PLASTIC DIP PACKAGE
 CASE 648-08
 ISSUE R


NOTES:

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: INCH.
3. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL.
4. DIMENSION B DOES NOT INCLUDE MOLD FLASH.
5. ROUNDED CORNERS OPTIONAL.

DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	0.740	0.770	18.80	19.55
B	0.250	0.270	6.35	6.85
C	0.145	0.175	3.69	4.44
D	0.015	0.021	0.39	0.53
F	0.040	0.70	1.02	1.77
G	0.100 BSC		2.54 BSC	
H	0.050 BSC		1.27 BSC	
J	0.008	0.015	0.21	0.38
K	0.110	0.130	2.80	3.30
L	0.295	0.305	7.50	7.74
M	0°	10°	0°	10°
S	0.020	0.040	0.51	1.01

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and  are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

How to reach us:

USA/EUROPE/Locations Not Listed: Motorola Literature Distribution;
P.O. Box 20912; Phoenix, Arizona 85036. 1-800-441-2447 or 602-303-5454

MFAX: RMFA00@email.sps.mot.com – TOUCHTONE 602-244-6609
INTERNET: <http://Design-NET.com>

JAPAN: Nippon Motorola Ltd.; Tatsumi-SPD-JLDC, 6F Seibu-Butsuryu-Center,
3-14-2 Tatsumi Koto-Ku, Tokyo 135, Japan. 03-81-3521-8315

ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park,
51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852-26629298