

Pin Description^[1]

Pin	Name	I/O	Type	Description
8	PECL_CLK	I, PU	LVPECL	LVPECL reference clock input
9	PECL_CLK#	I, PU	LVPECL	LVPECL reference clock input. Pull-up to VDD/2.
12, 14, 16, 18, 20, 22, 24, 26	Q(7:0)	O	LVC MOS	Clock output
28	FB_OUT	O	LVC MOS	Feedback clock output. Connect to FB_IN for normal operation.
2	FB_IN	I, PU	LVC MOS	Feedback clock input. Connect to FB_OUT for normal operation. This input should be at the same voltage rail as input reference clock. See Frequency Table.
10	MR/OE#	I, PD	LVC MOS	Output enable/disable input. See Function Table.
30	PLL_EN	I, PU	LVC MOS	PLL enable/disable input. See Function Table.
31	BYPASS#	I, PU	LVC MOS	PLL and output divider bypass select input. See Function Table.
32	VCO_SEL	I, PU	LVC MOS	VCO divider select input. See Function Table.
11, 15, 19, 23	VDDQ	Supply	VDD	3.3V Power supply for output clocks^[2]
1	AVDD	Supply	VDD	3.3V Power supply for PLL^[2]
27	VDD	Supply	VDD	3.3V Power supply for core and inputs^[2]
7	AVSS	Supply	Ground	Analog Ground
13, 17, 21, 25, 29	VSS	Supply	Ground	Common Ground
3, 4, 5, 6	NC			No connection

Frequency Table

Feedback Output Divider	VCO	Input Frequency Range
÷4	Input Clock * 4	35 MHz to 125 MHz
÷8	Input Clock * 8	25 MHz to 62.5 MHz

Function Table

Control	Default	0	1
VCO_SEL	1	VCO ÷ 1	VCO ÷ 2
PLL_EN	1	Bypass mode, PLL disabled. The input clock connects to the output dividers	PLL enabled. The VCO output connects to the output dividers
BYPASS#	1	Bypass mode with PLL and output dividers bypassed. The input clock connects to the outputs.	Selects the output dividers
MR/OE#	0	Outputs enabled	Outputs disabled (three-state), VCO running at its minimum frequency

Notes:

1. PU = Internal pull-up, PD = Internal pull-down.
2. A 0.1-μF bypass capacitor should be placed as close as possible to each positive power pin (<0.2"). If these bypass capacitors are not close to the pins their high-frequency filtering characteristics will be cancelled by the lead inductance of the traces.

Absolute Maximum Conditions

Parameter	Description	Condition	Min.	Max.	Unit
V _{DD}	DC Supply Voltage		-0.3	5.5	V
V _{DD}	DC Operating Voltage	Functional	3.135	3.465	V
V _{IN}	DC Input Voltage	Relative to V _{SS}	-0.3	V _{DD} + 0.3	V
V _{OUT}	DC Output Voltage	Relative to V _{SS}	-0.3	V _{DD} + 0.3	V
V _{TT}	Output termination Voltage			V _{DD} ÷ 2	V
LU	Latch Up Immunity	Functional	200		mA
R _{PS}	Power Supply Ripple	Ripple Frequency < 100 kHz		150	mVp-p
T _S	Temperature, Storage	Non-functional	-65	+150	°C
T _A	Temperature, Operating Ambient	Functional	-	+85	°C
T _J	Temperature, Junction	Functional		150	°C
Ø _{JC}	Dissipation, Junction to Case	Functional		42	°C/W
Ø _{JA}	Dissipation, Junction to Ambient	Functional		105	°C/W
ESD _H	ESD Protection (Human Body Model)		2000		V
FIT	Failure in Time	Manufacturing test		10	ppm

DC Parameters (V_{DD} = 3.3V ± 5%, T_A = operating temperature range)

Parameter	Description	Condition	Min.	Typ.	Max.	Unit
V _{IL}	Input Voltage, Low	LVC MOS	-	-	0.8	V
V _{IH}	Input Voltage, High	LVC MOS	2.0	-	V _{DD} +0.3	V
V _{PP}	Peak-Peak Input Voltage	LVPECL	250	-	1000	mV
V _{CMR}	Common Mode Range ^[4]	LVPECL	1.0	-	V _{DD} - 0.6	V
V _{OL}	Output Voltage, Low ^[5]	I _{OL} = 24 mA	-	-	0.55	V
		I _{OL} = 12 mA	-	-	0.30	
V _{OH}	Output Voltage, High ^[5]	I _{OH} = -24 mA	2.4	-		V
I _{IL}	Input Current, Low ^[6]	V _{IL} = V _{SS}	-	-	-100	µA
I _{IH}	Input Current, High ^[6]	V _{IL} = V _{DD}	-	-	100	µA
I _{DDA}	PLL Supply Current	AV _{DD} only	-	-	7	mA
I _{DDQ}	Quiescent Supply Current	All V _{DD} pins except AV _{DD}	-	-	4	mA
I _{DD}	Dynamic Supply Current	Outputs loaded @ 100 MHz	-	330	-	mA
C _{IN}	Input Pin Capacitance		-	4	-	pF
Z _{OUT}	Output Impedance		12	15	18	Ω

AC Parameters (V_{DD} = 3.3V ± 5%, T_A = operating temperature range) ^[3]




Parameter	Description	Condition	Min.	Typ.	Max.	Unit
f _{VCO}	VCO Frequency		140	-	500	MHz
f _{in}	Input Frequency	÷4 Feedback	35	-	125	MHz
		÷8 Feedback	25	-	62.5	
		Bypass mode (BYPASS# = 0)	0	-	200	
f _{refDC}	Input Duty Cycle		40	-	60	%
V _{PP}	Peak-Peak Input Voltage	LVPECL	500	-	1000	mV

Notes:

- AC characteristics apply for parallel output termination of 50Ω to V_{TT}. Parameters are guaranteed by characterization and are not 100% tested.
- V_{CMR} (DC) is the crossing point of the differential input signal. Normal operation is obtained when the crossing point is within the V_{CMR} range and the input swing is within the V_{PP} (DC) specification.
- Driving one 50Ω parallel terminated transmission line to a termination voltage of V_{TT}. Alternatively, each output drives up to two 50 Ω series terminated transmission lines.
- Inputs have pull-up or pull-down resistors that affect the input current.

AC Parameters ($V_{DD} = 3.3V \pm 5\%$, T_A = operating temperature range) (continued)^[3]

Parameter	Description	Condition	Min.	Typ.	Max.	Unit
V_{CMR}	Common Mode Range ^[7]	LVPECL	1.2	–	$V_{DD} - 0.9$	V
f_{MAX}	Maximum Output Frequency	$\div 4$ Output	35	–	125	MHz
		$\div 8$ Output	25	–	62.5	
DC	Output Duty Cycle		45	–	55	%
t_r, t_f	Output Rise/Fall times	0.55V to 2.4V	0.1	–	1.0	ns
$t_{(\phi)}$	Propagation Delay (static phase offset)	PCLK to FB_IN	–200	–	200	ps
t_{PD}	Propagation Delay (PLL and divider bypass)	PCLK to Q0 – Q7 BYPASS# = 0	3.6	4.8	6.0	ns
$t_{sk(O)}$	Output-to-Output Skew		–	–	150	ps
$t_{PLZ, HZ}$	Output Disable Time		–	–	6	ns
$t_{PZL, ZH}$	Output Enable Time		–	–	6	ns
BW	PLL Closed Loop Bandwidth (–3dB)	$\div 4$ Feedback	–	1.8 – 2.1	–	MHz
		$\div 8$ Feedback	–	1.4 – 1.6	–	
$t_{JIT(CC)}$	Cycle-to-Cycle Jitter		–	–	100	ps
$t_{JIT(PER)}$	Period Jitter		–	–	100	ps
$t_{JIT(\phi)}$	I/O Phase Jitter		–	–	150	ps
t_{LOCK}	Maximum PLL Lock Time		–	–	1	ms


Figure 1. AC Test Reference

Figure 2. Propagation Delay $t_{(\phi)}$, Static Phase Offset

Figure 3. Propagation Delay t_{PD} , PLL Bypass
Note:

7. V_{CMR} (AC) is the crosspoint of the differential input signal. Normal AC operation is obtained when the crosspoint is within the V_{CMR} range and the input swing lies within the V_{PP} (AC) specification. Violation of V_{CMR} or V_{PP} impacts static phase offset $t_{(\phi)}$.




Figure 4. Output Duty Cycle (DC)





Figure 5. Output-to-Output Skew $t_{sk(0)}$

Ordering Information


Part Number	Package Type	Product Flow
CY29653AC	32-pin TQFP	Commercial, 0°C to +70°C
CY29653ACT	32-pin TQFP – Tape and Reel	Commercial, 0°C to 70°C
CY29653AI	32-pin TQFP	Industrial, –40°C to +85°C
CY29653AIT	32-pin TQFP – Tape and Reel	Industrial, –40°C to 85°C

Package Drawing and Dimension

32-lead Thin Plastic Quad Flatpack 7 x 7 x 1.0 mm A32



DIMENSIONS ARE IN MILLIMETERS



DETAIL A

51-85063-*B

Spread Aware is a trademark of Cypress Semiconductor. All product and company names mentioned in this document are trademarks of their respective holders.

Document History Page

Document Title:CY29653 3.3V 125-MHz 8-Output Zero Delay Buffer Document Number: 38-07477				
REV.	ECN No.	Issue Date	Orig. of Change	Description of Change
**	126715	05/15/03	RGL	New Data Sheet
*A	130841	11/07/03	RGL	Added Industrial Temp. Range
*B	209720	See ECN	RGL	Minor Change: To post in the CY external website