

Features

- Low On-Resistance, (16Ω typ) Minimizes Distortion and Error Voltages
- On-Resistance Match Between Channels, <2Ω
- Guaranteed On-Resistance Flatness, <4Ω
- Low Charge Injection, 3pC typ.
- Improved Leakage Over Temperature, <2.5nA at +85°C
- ESD Rating >2000V per Method 3015.7
- Single-Supply Operation (+3V to +15V)
- Bipolar-Supply Operation (±3V to ±8V)
- Low Power Consumption, <1μA
- TTL/CMOS Compatible

Applications

- Instrumentation
- Battery Powered Systems
- Audio Switching
- ±5V Data Acquisition Systems
- Sample-and-Hold Circuits
- Telecommunications Systems

Description


The PS391/PS392/PS393 are improved, quad, single-pole single-throw (SPST) analog switches designed to operate with +3V to ±8V power supplies. The PS391 has four normally closed (NC) switches, the PS392 has four normally open (NO) switches. The PS393 has two NO and two NC switches. All three devices offer low leakage (<2pA typ) and fast switching speeds (t_{ON} <130ns). Power consumption is less than 1μA, ideal for battery-powered equipment.

With ±5V supplies, the PS391/PS392/PS393 guarantee <2Ω channel-to-channel matching, <30Ω on-resistance (R_{ON}), and <4Ω R_{ON} flatness over the specified range.

These switches are fully specified for single +5V operation, with <2Ω R_{ON} match, <45Ω R_{ON} , and <4Ω flatness.


For operation below 5V, the PI5A391A/PI5A392A/PI5A393A are also recommended.

Functional Diagrams, Pin Configurations, and Truth Tables




N.C. = No Connect.

PS391	
Logic	Switch
0	ON
1	OFF



Switches shown for logic "0" input

PS392	
Logic	Switch
0	OFF
1	ON



PS393		
Logic	Switches 1,4	Switches 2,3
0	OFF	ON
1	ON	OFF

Absolute Maximum Ratings

Voltages Referenced to GND
V+ -0.3V to +17V
V_{IN}, V_{COM}, V_{NC}, V_{NO} (Note 1) -2V to (V+)+2V
or 30mA, whichever occurs first
Current (any terminal) 30mA
Peak Current, COM, NO, NC
(pulsed at 1ms, 10% duty cycle) 100mA
ESD per Method 3015.7 >2000V

Thermal Information

Continuous Power Dissipation (T_A = +70°C)
Plastic DIP (derate 10.5mW/°C above +70°C) 800mW
SO and QSOP (derate 8.7mW/°C above +70°C) 650mW
Storage Temperature -65°C to +150°C
Lead Temperature (soldering, 10s) +300°C

Note

Signals on NC, NO, COM, or IN exceeding V+ or GND are clamped by internal diodes. Limit forward diode current to 30mA.

Caution: Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied.

Electrical Specifications - Single +12V Supply

(V+ = 12V ±10%, GND = 0V, V_{INH} = 4V, V_{INL} = 0.8V)

Parameter	Symbol	Conditions	Temp. (°C)	Min ⁽¹⁾	Typ ⁽²⁾	Max ⁽¹⁾	Units
Analog Switch							
Analog Signal Range ⁽³⁾	V _{ANALOG}		Full	0		V+	V
On Resistance	R _{ON}	V+ = 12V, I _{COM} = 2mA, V _{NO} = 10V	25		16	45	Ω
			Full			55	
On-Resistance Match Between Channels ⁽⁴⁾	ΔR _{ON}	V+ = 12V, I _{COM} = 2mA V _{NO} = 10V	25		0.5	4	
			Full			6	
On-Resistance Flatness ⁽⁵⁾	R _{FLAT(ON)}	V+ = 12V, I _{COM} = 2mA, V _{NO} = 10V, 5V, 1V	25		2	4	nA
			Full			6	
NO or NC Off Leakage Current ⁽⁶⁾	I _{NO(OFF)} OR I _{NC(OFF)}	V+ = 12V, V _{COM} = 0V, V _{NO} = 10V	25	-1		1	
			Full	-6		6	
COM Off Leakage Current ⁽⁶⁾	I _{COM(OFF)}	V+ = 12V, V _{COM} = 0V, V _{NO} = 10V	25	-1		1	nA
			Full	-6		6	
COM On Leakage Current ⁽⁶⁾	I _{COM(ON)}	V+ = 12V, V _{COM} = 10V, V _{NO} = 10V	25	-2		2	
			Full	-12		12	

Electrical Specifications - Single +12V Supply (continued)

(V+ = 12V ±10%, GND = 0V, V_{INH} = 4V, V_{INL} = 0.8V)

Parameter	Symbol	Conditions	Temp (°C)	Min ⁽¹⁾	Typ ⁽²⁾	Max ⁽¹⁾	Units
Logic Input							
Input Current with Input Voltage High	I _{INH}	I _N = 5V, all others = 0.8V	Full	−0.5	0.005	0.5	μA
Input Current with Input Voltage Low	I _{INL}	I _N = 0.8V, all others =5V		−0.5	0.005	0.5	
Dynamic							
Turn-On Time	t _{ON}	V _{COM} = 10V, Figure 2	25		51	130	ns
			Full			175	
Turn-Off Time	t _{OFF}		25		17	75	
			Full			100	
On-Channel Bandwidth	BW	Signal = 0dbm Figure 4, 50Ω in and out	25		100		MHz
Charge Injection ⁽³⁾	Q	C _L =1nF, V _{GEN} = 0V, R _{GEN} = 0Ω, Figure 3			3	10	pC
Off Isolation	O _{IRR}	R _L = 50Ω, C _L = 5pF, f= 1 MHz, Figure 4			−58		dB
Crosstalk ⁽⁸⁾	X _{TALK}	R _L = 50Ω, C _L = 5pF, f= 1 MHz, Figure 5			−86		
NO Capacitance	C _(OFF)	f=1 MHz, Figure 6			12		pF
COM Off Capacitance	C _{COM(OFF)}	f=1 MHz, Figure 6			12		
COM On Capacitance	C _{COM(ON)}	f=1MHz, Figure 7			25		
Positive Supply Current	I+	V _{IN} = 0V or V+, all channels on or off	Full	−1	0.001	1	μA
Total Harmonic Distortion	THD				0.03		%

Notes:

1. The algebraic convention, where the most negative value is a minimum and the most positive is a maximum, is used in this data sheet.
2. Typical values are for DESIGN AID ONLY, not guaranteed or subject to production testing.
3. Guaranteed by design
4. ΔR_{ON} = ΔR_{ONmax} - ΔR_{ONmin}
5. Flatness is defined as the difference between the maximum and minimum value of on-resistance measured.
6. Leakage parameters are 100% tested at maximum rated hot temperature and guaranteed by correlation at +25°C.
7. Off Isolation = 20log₁₀ [V_{COM} / (V_{NO} or V_{NO})], V_{COM} = Output, V_{NC} / V_{NO} = input to off switch
8. Between any two switches.

Electrical Specifications - Dual Supplies

(V+ = +5V ±10%, GND = 0V, V_{INH} = 2.4V, V_{INL} = 0.8V)

Parameter	Symbol	Conditions	Temp°C	Min ⁽²⁾	Typ ⁽²⁾	Max ⁽²⁾	Units
Analog Switch							
Analog Signal Range ⁽³⁾	V _{ANALOG}		Full	V–		V+	V
On-Resistance	R _{ON}	V+ = 4.5V, V– = –4.5V, I _{COM} = –10mA, V _{NO} or V _{NC} = +3.5V	25		16	30	Ω
			Full			40	
On-Resistance Match Between Channels ⁽⁴⁾	ΔR _{ON}	V+ = 5.5V, V– = –5.5V, V _{COM} = –10mA, V _{NO} or V _{NC} = ±3.5V	25		0.2	2	
			Full			4	
On-Resistance Flatness ⁽⁵⁾	R _{FLAT(ON)}		25		1	4	
			Full			6	
NO or NC Off Leakage Current ⁽⁶⁾	I _{NO(OFF)} or I _{NO(OFF)}	V+ = 5.5V, V– = –5.5V, V _{COM} = ±4.5V, V _{NO} or V _{NC} = ∓4.5V	25	–0.1	–0.001	0.1	nA
			Full	–2.5		2.5	
COM Off Leakage Current ⁽⁶⁾	I _{COM(OFF)}		25	–0.1	–0.001	0.1	
			Full	–2.5		2.5	
COM On Leakage Current ⁽⁶⁾	I _{COM(ON)}	V+ = 5.5V, V– = –5.5V, V _{COM} = ±4.5V, V _{NO} or V _{NC} = ±4.5V	25	–0.2	0.002	0.2	
			Full	–5		5	

Electrical Specifications - Dual Supplies (continued)

(V+ = +5V ±10%, GND = 0V, V_{INH} = 2.4V, V_{INL} = 0.8V)

Parameter	Symbol	Conditions	Temp°C	Min ⁽¹⁾	Typ ⁽²⁾	Max ⁽¹⁾	Units
Logic Input							
Input Current with Input Voltage High	I _{INH}	I _N = 2.4V, all others = 0.8V	Full	−0.5	0.005	0.5	μA
Input Current with Input Voltage Low	I _{INL}	I _N = 0.8V, all others = 2.4V					
Dynamic							
Turn-On-Time	t _{ON}	V _{COM} = ± 3V, Figure 1	25		51	130	ns
			Full			175	
Turn-Off-Time	t _(OFF)		25		29	75	
			Full			100	
Break-Before-Make Time Delay	t _D	PS393 only, R _L = 300Ω, C _L = 35pF, Figure 2	Full	10	20		
Charge Injection ⁽³⁾	Q	C _L = 1nF, V _{GEN} = 0V, R _{GEN} = 0Ω, Figure 3	25		3	5	pC
Off Isolation	O _{IRR}	R _L = 50Ω, CL = 5pF, f = 1MHz, Figure 4			−65		dB
Crosstalk	X _{TALK}	R _L = 50Ω, CL = 5pF, f = 1MHz, Figure 5			−90		
NC or NO Capacitance	C _(OFF)	f = 1MHz, Figure 6			12		pF
COM Off Capacitance	C _{COM(OFF)}				12		
COM On Capacitance	C _{COM(ON)}	f = 1MHz, Figure 7			25		
Supply							
Positive Supply Range	V+, V−		Full	±3		±8	V
Positive Supply Current	I+	V+ = 5.5V, V− = −5.5V, V _{IN} = 0V or V+ All channels on or off		−1		1	μA
Negative Supply Current	I−						

Notes:

- The algebraic convention, where the most negative value is a minimum and the most positive is a maximum, is used in this data sheet.
- Typical values are for DESIGN AID ONLY, not guaranteed or subject to production testing.
- Guaranteed by design
- ΔR_{ON} = R_{ON max} - R_{ON min}
- Flatness is defined as the difference between the maximum and minimum value of on-resistance measured.
- Leakage parameters are 100% tested at maximum rated hot temperature and guaranteed by correlation at +25°C.
- Off Isolation = 20log₁₀ [V_{COM} / (V_{NC} or V_{NO})], V_{COM} = Output, V_{NC}, V_{NO} = input to off switch
- Between any two switches.

Electrical Specifications - Single $\pm 5V$ Supplies
 $(V+ = +5V \pm 10\%, V- = 0V, GND = 0V, V_{INH} = 2.4V, V_{INL} = 0.8V)$

Description	Parameter	Conditions	Temp (°C)	Min ⁽¹⁾	Typ ⁽²⁾	Max ⁽¹⁾	Units
Analog Switch							
Analog Switch Range ⁽³⁾	V _{ANALOG}			0		V+	V
On-Resistance	R _{ON}	V+ = 4.5V, I _{COM} = −10mA, V _{NO} or V _{NC} = 3.5V	25		23	45	W
			Full			60	
On-Resistance Match Between Channels ⁽⁴⁾	ΔR _{ON}	V+ = 5V, I _{COM} = −1mA, V _{NO} or V _{NC} = 3V	25		0.3	2	
			Full			4	
On-Resistance Flatness ^(3,5)	R _{FLAT(ON)}	V+ = 5V, I _{COM} = −1mA, V _{NO} or V _{NC} = 1V, 4V	25		1	4	
			Full			6	
NO or NC Off Leakage Current ⁽⁹⁾	I _{NO(OFF)} or I _{NC(OFF)}	V+ = 5.5V, V _{COM} = 0V, V _{NO} or V _{NC} = 4.5V	25	−0.1	0.0004	0.1	nA
			Full	−2.5		2.5	
COM Off Leakage Current ⁽⁹⁾	I _{COM(OFF)}	V+ = 5.5V, V _{COM} = 0V, V _{NO} or V _{NC} = 4.5V	25	−0.1	0.001	0.1	
			Full	−2.5		2.5	
COM On Leakage Current ⁽⁹⁾	I _{COM(ON)}	V+ = 5.5V, V _{COM} = 4.5V	25	−0.2	0.002	0.2	
			Full	−5		5	
Dynamic							
Turn-On Time	t _{ON}	V _{NO} or V _{NC} = 3V	25		63	170	ns
			Full			240	
Turn-Off Time	t _{OFF}		25		34	50	
			Full			100	
Break-Before-Make Time Delay ⁽³⁾	t _D	PS393 only, R _L = 300Ω, C _L = 35pF	Full	10	20		
Charge Injection ⁽³⁾	Q	C _L = 1nF, V _{GEN} = 0V, R _{GEN} = 0V, Figure 4	25		0	5	pC
Supply							
Positive Supply Current	I+	V+ = 5.5V, V _{IN} = 0V or V+, All channels on or off	Full	−1		1	mA
Negative Supply Current	I−						







Electrical Specifications - Single $\pm 3.3\text{V}$ Supplies







($V^+ = +3\text{V}$ to $0.3.6\text{V}$, $\text{GND} = 0\text{V}$, $V_{\text{INH}} = 2.4\text{V}$, $V_{\text{INL}} = 0.8\text{V}$)

Description	Parameter	Conditions	Temp (°C)	Min ⁽¹⁾	Typ ⁽²⁾	Max ⁽¹⁾	Units
Analog Switch							
Analog Switch Range ⁽³⁾	V _{ANALOG}		Full	0		V+	V
Channel On-Resistance	R _{ON}	V+ =3V, I _{COM} = −10mA, V _{NO} or V _{NC} = 1.5V	25		62	175	Ω
			Full			275	
Dynamic							
Turn-On-Time ⁽³⁾	t _{ON}	V _{NO} or V _{NC} = 1.5V	25		97	400	ns
			Full			500	
Turn-Off-Time ⁽³⁾	t _(OFF)		25		53	125	
			Full			175	
Break-Before-Make Time Delay ⁽³⁾	t _D	PS393 only, R _L = 300Ω; C _L = 35pF	25	20			
Charge Injection ⁽³⁾	Q	C _L = 1.0nF, V _{GEN} = 0V, R _{GEN} = 0V	Full		1	5	pC
Supply							
Positive Supply Current	I+	V+ = 3.6V, V _{IN} = 0V or V+, All channels on or off	Full	−1		1	μA
Negative Supply Current	I−						

Notes:

- The algebraic convention, where the most negative value is a minimum and the most positive is a maximum, is used in this data sheet.
- Typical values are for DESIGN AID ONLY, not guaranteed or subject to production testing.
- Guaranteed by design
- $\Delta R_{\text{ON}} = R_{\text{ON max}} - R_{\text{ON min}}$
- Flatness is defined as the difference between the maximum and minimum value of on-resistance measured.
- Leakage parameters are 100% tested at maximum rated hot temperature and guaranteed by correlation at $+25^\circ\text{C}$.
- Off Isolation = $20\log_{10} [V_{\text{COM}} / (V_{\text{NC}}$ or $V_{\text{NO}})]$; V_{COM} = Output, V_{NC} , V_{NO} = input to off switch
- Between any two switches.
- Leakage testing at single supply is guaranteed by testing with dual supplies.

Typical Operating Characteristics ($T_A = +25^\circ\text{C}$, unless otherwise noted)


Typical Operating Characteristics (continued)


Test Circuits/Timing Diagrams




Figure 1. Switching Time




Figure 2. Break-Before-Make Interval (PS393 only)




Figure 3. Charge Injection

Test Circuits/Timing Diagrams (continued)




Figure 4. Off Isolation




Figure 5. Crosstalk




Figure 6. Channel-Off Capacitance




Figure 7. Channel-On Capacitance

Applications

As illustrated in Figure 8, PS391 can be used to insert various capacitors (C1, C2) and set proper RC times for integration. The resistors R1 and R2 set initial gain. The R_{IN} resistor $\times$ C1 or C2 sets the RC time. The reset switch discharges the hold capacitor through R_{IN} .




Figure 8. Programmable Integrator and Sample/Hold

Overvoltage Protection

Proper power-supply sequencing is recommended for all CMOS devices. Do not exceed the absolute maximum ratings, because stresses beyond the listed ratings may cause permanent damage to the devices. Always sequence V+ on first, followed by V-, and then the logic inputs. If power-supply sequencing is not possible, add two small signal diodes or two current limiting resistors in series with the supply pins for overvoltage protection (Figure 9). Adding diodes reduces the analog signal range, but low switch resistance and low leakage characteristics are unaffected.




Figure 9. Overvoltage protection is accomplished using two external blocking diodes or two current limiting resistors.

Ordering Information

Part Number	Temperature Range	Package
PS391CPE	0°C to + 70°C	16 Ld PDIP
PS391CSE	0°C to + 70°C	16 Narrow SOIC
PS391EPE	-40°C to + 85°C	16 Ld PDIP
PS391ESE	-40°C to + 85°C	16 Narrow SOIC
PS391EEE	-40°C to + 85°C	16 QSOP
PS392CPE	0°C to + 70°C	16 Ld PDIP
PS392CSE	0°C to + 70°C	16 Narrow SOIC
PS392EPE	-40°C to + 85°C	16 Ld PDIP
PS392ESE	-40°C to + 85°C	16 Narrow SOIC
PS392EEE	-40°C to + 85°C	16 QSOP
PS393CPE	0°C to + 70°C	16 Ld PDIP
PS393CSE	0°C to + 70°C	16 Narrow SOIC
PS393EPE	-40°C to + 85°C	16 Ld PDIP
PS393ESE	-40°C to + 85°C	16 Narrow SOIC
PS393EEE	-40°C to + 85°C	16 QSOP