


SN100KT5542, SN100KT5543 OCTAL TTL-TO-ECL TRANSLATORS WITH OUTPUT ENABLE

SDZA002A – D3134, AUGUST 1988 – REVISED JANUARY 1989

- 100K Compatible
- ECL and TTL Control Inputs
- P-N-P Inputs Reduce DC Loading
- New Flow-Through Architecture to Optimize PCB Layout
- Center-Pin VCC, VEE and GND Configurations to Minimize High-Speed Switching Noise
- ESD Protection Exceeds 2000 V, MIL-STD-883C Method 3015
- Package Options Include "Small Outline" Packages and Standard Plastic 300-mil DIPs

DW, OR NT PACKAGE
(TOP VIEW)



description

These octal TTL-to-ECL translators are designed to provide an efficient translation function between a TTL signal environment to a 100K ECL signal environment. The designer has a choice of inverting ('5542) or true ('5543) outputs. Two pins, $\overline{OE1}$ and $\overline{OE2}$, are allowed for output enable control. These control inputs are ORed together with $\overline{OE1}$ being ECL compatible and $\overline{OE2}$ being TTL compatible. This offers the choice of controlling the outputs of the device from either a TTL or ECL signal environment. The outputs, when disabled, go to a normal ECL logic low level.

The SN100KT5542 and SN100KT5543 are characterized for operation from 0°C to 85°C.


FUNCTION TABLE

OUTPUT CONTROL		DATA INPUT	OUTPUT	
$\overline{OE1}$	$\overline{OE2}$	A	'5542	'5543
H	X	X	L	L
X	H	X	L	L
L	L	L	H	L
L	L	H	L	H

SN100KT5542, SN100KT5543 OCTAL TTL-TO-ECL TRANSLATORS WITH OUTPUT ENABLE


SDZA002A – D3134, AUGUST 1988 – REVISED JANUARY 1989

logic symbols†



†These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagrams (positive logic)



SN100KT5542, SN100KT5543

OCTAL TTL-TO-ECL TRANSLATORS WITH OUTPUT ENABLE

SDZA002A – D3134, AUGUST 1988 – REVISED JANUARY 1989

absolute maximum ratings over operating ambient temperature range (unless otherwise noted)[†]

Supply voltage, V_{CC}	–0.5 V to 7 V
Supply voltage, V_{EE}	–8 V to 0 V
Input voltage (TTL) (See Note 1)	–1.2 V to 7 V
Input voltage (ECL)	V_{EE} to 0 V
Input current (TTL)	–30 mA to 5 mA
Operating ambient temperature range	0°C to 85°C
Storage temperature range	–65°C to 150°C

[†]Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input voltage ratings may be exceeded provided the input current ratings are observed.

recommended operating conditions (see Note 2)

	MIN	NOM	MAX	UNIT
V_{CC} TTL Supply voltage	4.5	5	5.5	V
V_{EE} ECL Supply voltage	–4.2	–4.5	–4.8	V
V_{IH} TTL High-level input voltage	2			V
V_{IL} TTL Low-level input voltage			0.8	V
V_{IH} ECL High-level input voltage [‡]	–1150		–840	mV
V_{IL} ECL Low-level input voltage [‡]	–1810		–1490	mV
I_{IK} TTL Input clamp current			–18	mA
T_A Operating ambient temperature (see Note 3)	0		85	°C

[‡]The algebraic convention, in which the least positive (most negative) value is designated minimum, is used in this data sheet for logic voltage levels only.

NOTES: 2. If unused, $\overline{OE}1$ should be tied directly to –2 V.

3. Each 100KT series circuit has been designed to meet the dc specifications shown in the test table after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear ft/min is maintained.



SN100KT5542, SN100KT5543

OCTAL TTL-TO-ECL TRANSLATORS WITH OUTPUT ENABLE

SDZA002A – D3134, AUGUST 1988 – REVISED JANUARY 1989

electrical characteristics over recommended operating ambient temperature range (unless otherwise noted) (see Note 3)

		PARAMETER	MIN	TYP [†]	MAX	UNIT
V _{IK}	A inputs and $\overline{OE}2$	V _{CC} = 4.5 V, V _{EE} = -4.2 V, I _I = -18 mA			-1.2	V
I _I	A inputs and $\overline{OE}2$	V _{CC} = 5.5 V, V _{EE} = -4.8 V, V _I = 7 V			0.1	mA
I _{IH}	A inputs and $\overline{OE}2$	V _{CC} = 5.5 V, V _{EE} = -4.8 V, V _I = 2.7 V			20	μA
I _{IL}	A inputs and $\overline{OE}2$	V _{CC} = 5.5 V, V _{EE} = -4.8 V, V _I = 0.5 V			-0.50	mA
I _{IH}	$\overline{OE}1$ only	V _{CC} = 5.5 V, V _{EE} = -4.8 V, V _I = -840 mV			350	μA
I _{IL}	$\overline{OE}1$ only	V _{CC} = 5.5 V, V _{EE} = -4.8 V, V _I = -1810 mV	0.50			μA
V _{OH} [‡]		V _{CC} = 4.5 V, V _{EE} = -4.5 V ± 0.3 V (see Note 4)	-1020		-840	mV
V _{OL} [‡]		V _{CC} = 4.5 V, V _{EE} = -4.5 V ± 0.3 V (see Note 4)	-1810		-1605	mV
I _{CCH}		V _{CC} = 5.5 V, V _{EE} = -4.8 V		14	22	mA
I _{CCL}		V _{CC} = 5.5 V, V _{EE} = -4.8 V		16	25	mA
I _{EE}		V _{CC} = 5.5 V, V _{EE} = -4.8 V		-67	-106	mA
C _i		V _{CC} = 5 V, V _{EE} = -4.5 V, F = 10 MHz		5		pF

switching characteristics over recommended ranges of operating ambient temperature and supply voltage (unless otherwise noted) (see Figure 1 and Note 4)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP [†]	MAX	UNIT
t _{PLH}	Any A	Y	0.1	1.6	3.6	ns
t _{PHL}			0.1	1.4	3	
t _{PLH}	$\overline{OE}1$ (ECL)	Y	0.8	2.7	4.6	ns
t _{PHL}			0.5	2.4	4.3	
t _{PLH}	$\overline{OE}2$ (TTL)	Y	0.8	2.5	5.1	ns
t _{PHL}			0.7	2.3	4.3	
t _r		Y		1.5		ns
t _f				1.5		

[†]All typical values are at V_{CC} = 5 V, V_{EE} = -4.5 V, T_A = 25°C.

[‡]The algebraic convention, in which the least positive (most negative) value is designated minimum, is used in this data sheet for logic voltage levels and temperature only.

NOTES: 3. Each 100KT series circuit has been designed to meet the dc specifications shown in the electrical characteristics table after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear ft/min is maintained.

4. Outputs are terminated through a 50-Ω resistor to -2 V.

SN100KT5542, SN100KT5543

OCTAL TTL-TO-ECL TRANSLATORS WITH OUTPUT ENABLE

SDZA002A – D3134, AUGUST 1988 – REVISED JANUARY 1989

electrical characteristics over recommended operating ambient temperature range (unless otherwise noted) (see Note 3)

	PARAMETER	MIN	TYP†	MAX	UNIT
V _{IK}	A inputs and $\overline{OE}2$ $V_{CC} = 4.5\text{ V}, V_{EE} = -4.2\text{ V}, I_I = -18\text{ mA}$			-1.2	V
I _I	A inputs and $\overline{OE}2$ $V_{CC} = 5.5\text{ V}, V_{EE} = -4.8\text{ V}, V_I = 7\text{ V}$			0.1	mA
I _{IH}	A inputs and $\overline{OE}2$ $V_{CC} = 5.5\text{ V}, V_{EE} = -4.8\text{ V}, V_I = 2.7\text{ V}$			20	μA
I _{IL}	A inputs and $\overline{OE}2$ $V_{CC} = 5.5\text{ V}, V_{EE} = -4.8\text{ V}, V_I = 0.5\text{ V}$			-0.50	mA
I _{IH}	$\overline{OE}1$ only $V_{CC} = 5.5\text{ V}, V_{EE} = -4.8\text{ V}, V_I = -840\text{ mV}$			350	μA
I _{IL}	$\overline{OE}1$ only $V_{CC} = 5.5\text{ V}, V_{EE} = -4.8\text{ V}, V_I = -1810\text{ mV}$	0.50			μA
V _{OH} ‡	$V_{CC} = 4.5\text{ V}, V_{EE} = -4.5\text{ V} \pm 0.3\text{ V}$ (see Note 4)	-1020		-840	mV
V _{OL} ‡	$V_{CC} = 4.5\text{ V}, V_{EE} = -4.5\text{ V} \pm 0.3\text{ V}$ (see Note 4)	-1810		-1605	mV
I _{CC} H	$V_{CC} = 5.5\text{ V}, V_{EE} = -4.8\text{ V}$		17	25	mA
I _{CC} L	$V_{CC} = 5.5\text{ V}, V_{EE} = -4.8\text{ V}$		15	21	mA
I _{EE}	$V_{CC} = 5.5\text{ V}, V_{EE} = -4.2\text{ V}$		-72	-104	mA
C _i	$V_{CC} = 5\text{ V}, V_{EE} = -4.5\text{ V}, F = 10\text{ MHz}$		5		pF

switching characteristics over recommended ranges of operating ambient temperature and supply voltage (unless otherwise noted) (see Figure 1 and Note 4)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP†	MAX	UNIT
t _{PLH}	Any A	Y	0.1	1.3	3.2	ns
t _{PHL}			0.1	1.5	3.6	
t _{PLH}	$\overline{OE}1$ (ECL)	Y	0.5	2.1	4.4	ns
t _{PHL}			0.8	2.3	4.4	
t _{PLH}	$\overline{OE}2$ (TTL)	Y	0.6	2.2	4.5	ns
t _{PHL}			0.7	2.5	4.6	
t _r		Y		1.5		ns
t _f				1.5		

†All typical values are at $V_{CC} = 5\text{ V}, V_{EE} = -4.5\text{ V}, T_A = 25^\circ\text{C}$.

‡The algebraic convention, in which the least positive (most negative) value is designated minimum, is used in this data sheet for logic voltage levels and temperature only.

NOTES: 3. Each 100KT series circuit has been designed to meet the dc specifications shown in the electrical characteristics table after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear ft/min is maintained.


4. Outputs are terminated through a 50-Ω resistor to -2 V.



SN100KT5542, SN100KT5543 OCTAL TTL-TO-ECL TRANSLATORS WITH OUTPUT ENABLE

SDZA002A – D3134, AUGUST 1988 – REVISED JANUARY 1989

PARAMETER MEASUREMENT INFORMATION



- NOTES: A. For TTL inputs, input pulses are supplied by generators having the following characteristics: $PRR \leq 10$ MHz, $Z_0 = 50 \Omega$, $t_r = 2.5$ ns, $t_f = 2.5$ ns.
- B. For ECL inputs, input pulses are supplied by generators having the following characteristics: $PRR \leq 10$ MHz, $Z_0 = 50 \Omega$, $t_r = 0.7$ ns, $t_f = 0.7$ ns.
- C. The outputs are measured one at a time with one input transition per measurement.

FIGURE 1. LOAD CIRCUIT AND VOLTAGE WAVEFORMS

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.