


### $3.3V 256K \times 8 CMOS SRAM$

#### **Features**

- Industrial and commercial temperature
- Organization: 262,144 words  $\times$  8 bits
- Center power and ground pins
- High speed
  - 10/12/15/20 ns address access time
  - 4/5/6/7 ns output enable access time
- Low power consumption: ACTIVE
  - 650 mW / max @ 10 ns
- Low power consumption: STANDBY
  - 28.8 mW / max CMOS

- Equal access and cycle times
- Easy memory expansion with  $\overline{CE}$ ,  $\overline{OE}$  inputs
- TTL-compatible, three-state I/O
- JEDEC standard packages
  - 44-pin TSOP 2
- ESD protection  $\geq 2000$  volts
- Latch-up current ≥ 200 mA

# Pin arrangements



#### 44-pin TSOP 2 NC NC 10 NC 2 43 A04 5 41 40 **A**3 39 6 7 8 9 A15 38 37 36 <u>A4</u> <u>A14</u> OE Ĭ/Ō8 I/O1 I/O2 35 34 33 32 31 30 29 28 27 26 25 24 I/O7 10 11 GND 12 **GND** CC 13 I/06 I/O3 14 I/O5 A13 A12 15 16 17 A6 A7 18 A10 A8 19 NC NC NC 20 21 22 **A9** NC NC [

### **Selection guide**

		-10	-12	-15	-20	Unit
Maximum address access time	10	12	15	20	ns	
Maximum output enable access time	4	5	6	7	ns	
Maximum operating current	Industrial	180	160	140	110	mA
Waximum operating current	Commercial	170	150	130	100	mA
Maximum CMOS standby current	8	8	8	8	mA	



#### **Functional description**

The AS7C32096A is a high-performance CMOS 2,097,152-bit Static Random Access Memory (SRAM) device organized as  $262,144 \text{ words} \times 8 \text{ bits}$ . It is designed for memory applications where fast data access, low power, and simple interfacing are desired

Equal address access and cycle times ( $t_{AA}$ ,  $t_{RC}$ ,  $t_{WC}$ ) of 10/12/15/20 ns with output enable access times ( $t_{OE}$ ) of 4/5/6/7 ns are ideal for high-performance applications. The chip enable input  $\overline{CE}$  permits easy memory expansion with multiple-bank memory systems.

When  $\overline{\text{CE}}$  is high the device enters standby mode. The device is guaranteed not to exceed 28.8mW power consumption in CMOS standby mode.

A write cycle is accomplished by asserting write enable  $(\overline{WE})$  and chip enable  $(\overline{CE})$ . Data on the input pins I/O1–I/O8 is written on the rising edge of  $\overline{WE}$  (write cycle 1) or  $\overline{CE}$  (write cycle 2). To avoid bus contention, external devices should drive I/O pins only after outputs have been disabled with output enable  $(\overline{OE})$  or write enable  $(\overline{WE})$ .

A read cycle is accomplished by asserting output enable  $(\overline{OE})$  and chip enable  $(\overline{CE})$ , with write enable  $(\overline{WE})$  high. The chip drives I/O pins with the data word referenced by the input address. When either chip enable or output enable is inactive, or write enable is active, output drivers stay in high-impedance mode.

All chip inputs and outputs are TTL-compatible, and operation is from a single 3.3V supply voltage. This device is available as per industry standard 44-pin TSOP 2 package.

#### **Absolute maximum ratings**

Parameter	Symbol	Min	Max	Unit
Voltage on V <sub>CC</sub> relative to GND	V <sub>t1</sub>	-0.5	+5.0	V
Voltage on any pin relative to GND	V <sub>t2</sub>	-0.5	V <sub>CC</sub> +0.5	V
Power dissipation	$P_{D}$	-	1.0	W
Storage temperature (plastic)	$T_{stg}$	-65	+150	°C
Temperature with V <sub>CC</sub> applied	T <sub>bias</sub>	-55	+125	°C
DC current into output (low)	I <sub>OUT</sub>	_	20	mA

NOTE: Stresses greater than those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions outside those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

#### Truth table

<del>CE</del>	$\overline{\mathbf{WE}}$	<del>OE</del>	Data	Mode
H	/ X	X	High Z	Standby (I <sub>SB</sub> , I <sub>SB1</sub> )
L	Н	Н	High Z	Output disable (I <sub>CC</sub> )
L	Н	L	$D_{OUT}$	Read (I <sub>CC</sub> )
L	L	X	$D_{IN}$	Write (I <sub>CC</sub> )

Key: X = Don't care, L = Low, H = High



# **Recommended operating condition**

Parame	ter	Symbol	Min	Nominal	Max	Unit
Supply voltage		V <sub>CC</sub> (10/12/15/20)	3.0	3.3	3.6	V
Input voltage		V <sub>IH</sub> **	2.0	_	$V_{CC} + 0.5$	V
input voltage	input voltage		-0.5	_	0.8	V
Ambient operating	commercial	$T_{A}$	0	_	70	°C
temperature industrial		$T_{A}$	-40	-	85	°C

# DC operating characteristics (over the operating range) $^{I}$

					10	-1	12	-15		-20		
Parameter	Symbol	<b>Test conditions</b>		Min	Max	Min	Max	Min	Max	Min	Max	Unit
Input leakage current	I <sub>LI</sub>	$V_{CC} = Max, V_{IN} = GND$	to V <sub>CC</sub>	1	1		1	ı	1	ı	1	μΑ
Output leakage current	I <sub>LO</sub>	$V_{CC} = Max, \overline{CE} = V_{DUT}$ $V_{OUT} = GND \text{ to } V_{CO}$			1	ĺ	1	ĺ	1	ĺ	1	μΑ
Operating power	Lag	$V_{CC} = Max, \overline{CE} \le V_{IL}$	Industrial		180	-	160	-	140	-	110	mA
supply current	$I_{CC}$		Commercial	-	170	-	150	-	130	-	100	mA
	$I_{SB}$	$V_{CC} = Max, \overline{CE} \ge V_{IH, f}$	= f <sub>Max</sub>	-	60	-	60	-	60	_	60	mA
Standby power supply current I <sub>SE</sub>		$\begin{aligned} V_{CC} &= Max, \\ \overline{CE} &\geq V_{CC} - 0.2V, \\ V_{IN} &\leq 0.2V \text{ or } V_{IN} \geq V_{CC} \\ f &= 0 \end{aligned}$	– 0.2V,	1	8	1	8	1	8	1	8	mA
Output voltage	V <sub>OL</sub>	$I_{OL} = 8 \text{ mA}, V_{CC} = M$	lin	ı	0.4	ı	0.4	ı	0.4	ı	0.4	V
Carpar voltage	V <sub>OH</sub>	$I_{OH} = -4 \text{ mA}, V_{CC} = N$	Min	2.4	_	2.4	_	2.4	_	2.4	_	V

# Capacitance (f = 1MHz, $T_a = 25^{\circ}$ C, $V_{CC} = NOMINAL$ )<sup>4</sup>

Parameter	Symbol	Signals	Test conditions	Max	Unit
Input capacitance	$C_{IN}$	$A, \overline{CE}, \overline{WE}, \overline{OE}$	$V_{IN} = 0V$	5	pF
I/O capacitance	C <sub>I/O</sub>	I/O	$V_{IN} = V_{OUT} = 0V$	7	pF

 $<sup>^*</sup>_{**}$ V<sub>IL</sub> min = -1.0V for pulse width less than 5ns. V<sub>IH</sub> max = V<sub>CC</sub> + 2.0V for pulse width less than 5ns.



### Read cycle (over the operating range)<sup>2,8</sup>

		-10		-12		-15		-20			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Notes
Read cycle time	t <sub>RC</sub>	10	-	12	_	15	_	20	_	ns	
Address access time	t <sub>AA</sub>	-	10	_	12	-	15	-	20	ns	2
Chip enable (CE) access time	t <sub>ACE</sub>	-	10	_	12	-	15		20	ns	2
Output enable (OE) access time	t <sub>OE</sub>	_	4	_	5	_	6	-	7	ns	
Output hold from address change	t <sub>OH</sub>	3	_	3	_	3	-	3	7	ns	4
CE Low to output in low Z	t <sub>CLZ</sub>	3	-	3	_	3	-	3	7 –	ns	3,4
CE High to output in high Z	t <sub>CHZ</sub>	_	5	_	6	-	7	_	9	ns	3,4
OE Low to output in low Z	t <sub>OLZ</sub>	0	_	0	_	0	-	0	_	ns	3,4
OE High to output in high Z	t <sub>OHZ</sub>	_	5	_	6		7	_	9	ns	3,4
Power up time	t <sub>PU</sub>	0	_	0	_	0	_	0	_	ns	3,4
Power down time	t <sub>PD</sub>	-	10	7	12		15	_	20	ns	3,4


### **Key to switching waveforms**

Rising input


Falling input

Undefined/don't care

# Read waveform 1 (address controlled)<sup>2,5,6,8</sup>



# Read waveform 2 (CE, OE controlled)<sup>2,5,7,8</sup>






# Write cycle (over the operating range)<sup>9</sup>


		-10		-12		-15		-20			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Notes
Write cycle time	t <sub>WC</sub>	10	_	12	_	15	_	20	_	ns	
Chip enable $(\overline{CE})$ to write end	t <sub>CW</sub>	7	_	8	_	10	_	12	_	ns	
Address setup to write end	t <sub>AW</sub>	7	_	8	_	10	_	12	_	ns	
Address setup time	t <sub>AS</sub>	0	_	0	_	0	-	0	-	ns	
Write pulse width $(\overline{OE} = high)$	t <sub>WP1</sub>	7	_	8	_	10	- (	12	7	ns	
Write pulse width $(\overline{OE} = low)$	t <sub>WP2</sub>	10	_	12	_	15	-	20	<b>/</b> –	ns	
Address hold from end of write	t <sub>AH</sub>	0	_	0	_	0		0	_	ns	
Write recovery time	t <sub>WR</sub>	0	_	0	_	0	7	0	_	ns	
Data valid to write end	$t_{DW}$	5	_	6	_	7		9	_	ns	
Data hold time	t <sub>DH</sub>	0	_	0	4	0	7_	0	_	ns	3,4
Write enable to output in high Z	t <sub>WZ</sub>	0	5	0	6	0	7	0	9	ns	3,4
Output active from write end	t <sub>OW</sub>	3	-	3	-	3	-	3	-	ns	3,4

# Write waveform 1 (WE controlled)9





# Write waveform $2 (\overline{CE} \text{ controlled})^9$



#### **AC** test conditions

- Output load: see Figure B.
- Input pulse level: GND to 3.0V. See Figures A and B.
- Input rise and fall times: 2 ns. See Figure A.
- Input and output timing reference levels: 1.5V.



 $D_{OUT}$ 


+3.3V

#### Notes

- During  $V_{CC}$  power-up, a pull-up resistor to  $V_{CC}$  on  $\overline{CE}$  is required to meet  $I_{SB}$  specification.
- 2 For test conditions, see AC Test Conditions.
- 3  $t_{CLZ}$  and  $t_{CHZ}$  are specified with  $C_L = 5 pF$  as in Figure B. Transition is measured  $\pm 500$  mV from steady-state voltage.
- 4 This parameter is guaranteed, but not tested.
- $\overline{\text{WE}}$  is HIGH for read cycle.
- 6  $\overline{\text{CE}}$  and  $\overline{\text{OE}}$  are LOW for read cycle.
- 7 Address valid prior to or coincident with  $\overline{\text{CE}}$  transition Low.
- 8 All read cycle timings are referenced from the last valid address to the first transitioning address.
- 9 All write cycle timings are referenced from the last valid address to the first transitioning address.
- 10 C=30pF, except on High Z and Low Z parameters, where C=5pF.



# **Package dimensions**



	44-pin	TSOP 2				
	Min(mm)	Max(mm)				
A		1.2				
<b>A</b> <sub>1</sub>	0.05	0.15				
A <sub>2</sub>	0.95	1.05				
b	0.30	0.45				
c	0.12	0.21				
d	18.31	18.52				
$\mathbf{E}_1$	10.06	10.26				
E	11.68	11.94				
e	0.80 (typical)					
L	0.40	0.60				




# **Ordering codes**

Package	Temperature	10 ns	12 ns	15 ns	20 ns
TSOP 2	Commercial	AS7C32096A-10TC	AS7C32096A-12TC	AS7C32096A-15TC	AS7C32096A-20TC
	Industrial	AS7C32096A-10TI	AS7C32096A-12TI	AS7C32096A-15TI	AS7C32096A-20TI

Note: Add suffix 'N' to the above part number for Lead Free Parts. (Ex: AS7C32096A - 10TIN)

# Part numbering system

AS7C	X	2096A	-XX	T	X	X
SRAM prefix	Voltage: 3 - 3.3V CMOS	Device number	Access time	TO TECHE	Temperature ranges: C: Commercial, 0°C to 70°C I: Industrial, –40°C to 85°C	







Alliance Semiconductor Corporation 2575, Augustine Drive, Santa Clara, CA 95054 Tel: 408 - 855 - 4900

Fax: 408 - 855 - 4999

www.alsc.com

Copyright © Alliance Semiconductor All Rights Reserved Preliminary Information Part Number: AS7C32096A Document Version: v. 1.0

© Copyright 2003 Alliance Semiconductor Corporation. All rights reserved. Our three-point logo, our name and Intelliwatt are trademarks or registered trademarks of Alliance. All other brand and product names may be the trademarks of their respective companies. Alliance reserves the right to make changes to this document and its products at any time without notice. Alliance assumes no responsibility for any errors that may appear in this document. The data contained herein represents Alliance's best data and/or estimates at the time of issuance. Alliance reserves the right to change or correct this data at any time, without notice. If the product described herein is under development, significant changes to these specifications are possible. The information in this product data sheet is intended to be general describetive information for potential customers and users, and is not intended to operate as, or provide, any guarantee or warrantee to any user or customer. Alliance does not assume any responsibility or liability arising out of the application or use of any product described herein, and disclaims any express or implied warranties related to the sale and/or use of Alliance products including liability or warranties related to fitness for a particular purpose, merchantability, or infringement of any intellectual property rights, except as express agreed to in Alliance's Terms and Conditions of Sale (which are available from Alliance). All sales of Alliance products are made exclusively according to Alliance's Terms and Conditions of Sale. The purchase of products from Alliance does not convey a license under any patent rights, copyrights; mask works rights, trademarks, or any other intellectual property rights of Alliance or third parties. Alliance does not authorize its products for use as critical components in life-supporting systems where a malfunction or failure may reasonably be expected to result in significant injury to the user, and the inclusion of Alliance products in such life-supporting system