# **TIP147**

# **Darlington Transistors**





### Features:

- Designed for general-purpose amplifier and low speed switching applications
- Collector emitter sustaining voltage :  $V_{CEO(sus)} = 100 \text{ V (Minimum)}$ Collector-Emitter saturation voltage :  $V_{CE (sat)} = 2 \text{ V (Maximum)}$  at  $I_C = 5 \text{ A}$
- Monolithic construction with built-in base-emitter shunt resistor

# TO-247 (3P)

Dimensions	Minimum	Maximum
Α	20.63	22.38
В	15.38	16.2
С	1.9	2.7
D	5.1	6.1
Е	14.81	15.22
F	11.72	12.84
G	4.2	4.5
Н	1.82	2.46
I	2.92	3.23
J	0.89	1.53
K	5.26	5.66
L	18.5	21.5
М	4.68	5.36
N	2.4	2.8
0	3.25 3.65	
Р	0.55 0.7	

Dimensions: Millimetres

## **PNP TIP147**

10 Amperes **Darlington Complementary Silicon Power Transistors** 60 - 100 Volts 125 Watts

## **Maximum Ratings**

Characteristic	Symbol	TIP147	Unit	
Collector - emitter voltage	V <sub>CEO</sub>	100		
Collector - base voltage	V <sub>CBO</sub>	100	V	
Emitter - base voltage	V <sub>EBO</sub>	5		
Collector current - continuous - peak	I <sub>C</sub>	10 15	A	
Base current	I <sub>B</sub>	0.5		
Total power dissipation at Tc = 25°C derate above 25°C	P <sub>D</sub>	125 1	W W/°C	
Operating and storage junction temperature range	T <sub>J</sub> , T <sub>STG</sub>	-65 to +150	°C	

## **Thermal Characteristics**

Characteristic	Symbol	Maximum	Unit	
Thermal resistance junction to case	Rθjc	1	°C/W	


www.element14.com www.farnell.com www.newark.com



# **TIP147**

# **Darlington Transistors**





## **Electrical Characteristics** (T<sub>C</sub> = 25°C Unless Otherwise Specified)

Charac	Symbol	Minimum	Maximum	Unit		
OFF Characteristics						
Collector - emitter sustaini $(I_C = 30 \text{ mA}, I_B = 0)$	V <sub>CEO (SUS)</sub>	100	-	V		
Collector cut off current (V <sub>CE</sub> = 50 V, IB = 0)		I <sub>CEO</sub>	-	2		
Collector cut off current (V <sub>CB</sub> = 100 V, I <sub>E</sub> = 0)		I <sub>CBO</sub>	-	1	mA	
Emitter cut off current $(V_{EB} = 5 \text{ V}, I_C = 0)$	I <sub>EBO</sub>	-	2			
ON Characteristics (1)						
DC current gain $(I_C = 5 \text{ A}, V_{CE} = 4 \text{ V})$ $(I_C = 10 \text{ A}, V_{CE} = 4 \text{ V})$		h <sub>FE</sub>	1,000 500	-	-	
Collector - emitter saturation voltage ( $I_C = 5 \text{ A}$ , $I_B = 10 \text{ mA}$ ) ( $I_C = 10 \text{ A}$ , $I_B = 40 \text{ mA}$ )		V <sub>CE (sat)</sub>	-	2 3		
Base - emitter saturation voltage (I <sub>C</sub> = 10 A, I <sub>B</sub> = 40 mA)		V <sub>BE (sat)</sub>	-	3.5	V	
Base - emitter on voltage $(I_C = 10 \text{ A}, V_{CE} = 4 \text{ V})$			-	3		
Switching Characteristic	es					
Delay Time	V 20 V I 5 A	td	0.15 (Typical)	-		
Rise Time	$V_{CC} = 30 \text{ V}, I_{C} = 5 \text{ A}$ $I_{B1} = -I_{B2} = 20 \text{ mA}$ $t_{p} = 20 \text{ µs},$	tr	0.55 (Typical)	-		
Storage Time		ts	0 F (T: ::::-=!)	-	μs	
Fall Time	Duty cycle ≤ 2%	tf	2.5 (Typical)	-		


(1) Pulse Test : Pulse width = 300  $\mu s$ , duty cycle  $\leq 2\%$ 




# **Darlington Transistors**



#### **Internal Schematic Diagram**




#### **Active Region Safe Operating Area (SOA)**




There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown safe operating area curves indicate  $I_C\text{-}V_{CE}$  limits of the transistor that must be observed for reliable operation i.e., the transistor must not be subjected to greater dissipation than curves indicate

The data of SOA curve is base on  $T_{J (PK)} = 150^{\circ}C$ ;  $T_{C}$  is variable depending on conditions. At high case temperatures, thermal limitation will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

#### Small-Signal Common-Emitter Forward Current Transfer Ratio



### **Unclamped Inductive Load**




## **TIP147**

# **Darlington Transistors**







There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown safe operating area curves indicate  $I_{C^{-}}V_{CE}$  limits of the transistor that must be observed for reliable operation i.e., the transistor must not be subjected to greater dissipation than the curves indicate. The data of Figure - 6 is based on  $T_{C}=25^{\circ}C;\,T_{J(pk)}$  is variable depending on power level . Second breakdown pulse limits are valid for duty cycle to 10% but must be derated when  $T_{C}\geq25^{\circ}C,\,$  second breakdown limitations do not derate the same as thermal limitation.

## **Specification Table**

Description	I <sub>C(av)</sub> Maximum (A)	V <sub>CEO</sub> Maximum (V)	h <sub>FE</sub> Minimum at I <sub>C</sub> = 15 A	P <sub>tot</sub> at 25°C (W)	Package	Туре	Part Number
Complementary Power Transistor	25	100	15	125	TO-247	NPN	TIP35C
Complementary Power Transistor	25	100	15	125	TO-247	PNP	TIP36C

Important Notice: This data sheet and its contents (the "Information") belong to the members of the Premier Farnell group of companies (the "Group") or are licensed to it. No licence is granted for the use of it other than for information purposes in connection with the products to which it relates. No licence of any intellectual property rights is granted. The Information is subject to change without notice and replaces all data sheets previously supplied. The Information supplied is believed to be accurate but the Group assumes no responsibility for its accuracy or completeness, any error in or omission from it or for any use made of it. Users of this data sheet should check for themselves the Information and the suitability of the products for their purpose and not make any assumptions based on information included or omitted. Liability for loss or damage resulting from any reliance on the Information or use of it (including liability resulting from negligence or where the Group was aware of the possibility of such loss or damage arising) is excluded. This will not operate to limit or restrict the Group's liability for death or personal injury resulting from its negligence. Multicomp is the registered trademark of the Group. © Premier Farnell plc 2011.

