

www.ti.com SBAS430-JANUARY 2009

12-/14-/16-Bit, Octal Channel, Ultra-Low Glitch, Voltage Output DIGITAL-TO-ANALOG CONVERTERS with 2.5V, 2ppm/°C Internal Reference

FEATURES

- Relative Accuracy:
 - DAC7568 (12-Bit): 0.5 LSB INL
 - DAC8168 (14-Bit): 2 LSB INL
 - DAC8568 (16-Bit): 8 LSB INL
- Glitch Energy: 0.15nV-s
- Internal Reference:
 - 2.5V Reference Voltage (disabled by default)
 - 0.004% Initial Accuracy (typ)
 - 2ppm/°C Temperature Drift (typ)
 - 5ppm/°C Temperature Drift (max)
 - 20mA Sink/Source Capability
- Power-On Reset to Zero-Scale or Mid-Scale
- Ultra-Low Power Operation: 0.15mA/Channel at 5V
- Wide Power-Supply Range: +2.7V to +5.5V
- Monotonic Over Entire Temperature Range
- Settling Time: 10μs to ±0.024% Full-Scale Range (FSR)
- Low-Power Serial Interface with Schmitt-Triggered Inputs: Up to 50MHz
- On-Chip Output Buffer Amplifier with Rail-to-Rail Operation
- Temperature Range: -40°C to +125°C

APPLICATIONS

- Portable Instrumentation
- Closed-Loop Servo-Control/Process Control
- Data Acquisition Systems
- Programmable Attenuation, Digital Gain, and Offset Adjustment
- Programmable Voltage and Current Sources


RELATED DEVICES	12-BIT	14-BIT	16-BIT
Pin- and Function-Compatible	DAC7568	DAC8168	DAC8568

DESCRIPTION

The DAC7568, DAC8168, and DAC8568 are low-power, voltage-output, eight-channel, 12-, 14-, and 16-bit digital-to-analog converters (DACs), respectively. These devices include a 2.5V, 2ppm/°C internal reference (disabled by default), giving a full-scale output voltage range of 2.5V or 5V. The internal reference has an initial accuracy of 0.004% and can source up to 20mA at the V_{REF}IN/V_{REF}OUT pin. The device is monotonic, provides very good linearity, and minimizes undesired code-to-code transient voltages (glitch). The DAC7568, DAC8168, and DAC8568 use a versatile 3-wire serial interface that operates at clock rates up to 50MHz. The interface is compatible with standard SPI™, QSPI™, Microwire™, and digital signal processor (DSP) interfaces.

The DAC7568, DAC8168, and DAC8568 incorporate a power-on-reset circuit that ensures the DAC output powers up at either zero-scale or mid-scale until a valid code is written to the device. These devices contain a power-down feature, accessed over the serial interface, that reduces the current consumption of the device to typically $2\mu A$ at 5V. Power consumption is typically 3mW at 3V, reducing to $1\mu W$ in power-down mode. The low power consumption, internal reference, and small footprint make this device ideal for portable, battery-operated equipment.

The DAC7568, DAC8168, and DAC8568 are drop-in and functionally compatible with each other. The devices are available in TSSOP-16 and TSSOP-14 packages.



A

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SPI, QSPI are trademarks of Motorola, Inc. Microwire is a trademark of National Semiconductor.

All other trademarks are the property of their respective owners.





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

PACKAGE/ORDERING INFORMATION(1)

PRODUCT	MAXIMUM RELATIVE ACCURACY (LSB)	MAXIMUM DIFFERENTIAL NONLINEARITY (LSB)	MAXIMUM REFERENCE DRIFT (ppm/°C)	OUTPUT VOLTAGE FULL-SCALE RANGE	RESET TO	PACKAGE- LEAD	PACKAGE DESIGNATOR	SPECIFIED TEMPERATURE RANGE	PACKAGE MARKING
DAC8568A	±12	±1	25	2.5V	Zero	TSSOP-16	PW	-40°C to +125°C	DA8568A
DAC8568B	±12	±1	25	2.5V	Mid-Scale	TSSOP-16	PW	-40°C to +125°C	DA8568B
DAC8568C	±12	±1	5	5V	Zero	TSSOP-16	PW	-40°C to +125°C	DA8568C
DAC8568D	±12	±1	5	5V	Mid-Scale	TSSOP-16	PW	-40°C to +125°C	DA8568D
DAC8168A	±4	±1	25	2.5V	Zero	TSSOP-14	PW	-40°C to +125°C	DA8168A
DAC8168C	±4	±1	5	5V	Zero	TSSOP-16	PW	-40°C to +125°C	DA8168C
DAC7568A	±1	±1	25	2.5V	Zero	TSSOP-14	PW	-40°C to +125°C	DA7568A
DAC7568C	±1	±1	5	5V	Zero	TSSOP-16	PW	-40°C to +125°C	DA7568C

⁽¹⁾ For the most current package and ordering information see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

ABSOLUTE MAXIMUM RATINGS(1)

Over operating free-air temperature range (unless otherwise noted).

PARAMETER	DAC7568/DAC8168/DAC8568	UNIT
AV _{DD} to GND	-0.3 to +6	V
Digital input voltage to GND	$-0.3 \text{ to } +V_{DD} + 0.3$	V
V _{OUT} to GND	$-0.3 \text{ to } +V_{DD} + 0.3$	V
V _{REF} to GND	$-0.3 \text{ to } +V_{DD} + 0.3$	V
Operating temperature range	-40 to +125	°C
Storage temperature range	-65 to +150	°C
Junction temperature range (T _J max)	+150	°C
Power dissipation	$(T_J max - T_A)/\theta_{JA}$	W
Thermal impedance, θ_{JA}	+118	°C/W
Thermal impedance, θ_{JC}	+29	°C/W

⁽¹⁾ Stresses above those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. Exposure to absolute maximum conditions for extended periods may affect device reliability.



ELECTRICAL CHARACTERISTICS

At $AV_{DD} = 2.7V$ to 5.5V and -40° C to $+105^{\circ}$ C range, unless otherwise noted.

			DAC7568/D	AC8168/DA	C8568		
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
STATIC PER	RFORMANCE ⁽¹⁾				T.		
	Resolution		16			Bits	
DAC8568	Relative accuracy	Measured by the line passing through codes 485 and 64714		±8	±12	LSB	
	Differential nonlinearity	16-bit monotonic		±0.5	±1	LSB	
	Resolution		14			Bits	
DAC8168	Relative accuracy	Measured by the line passing through codes 120 and 16200		±2	±4	LSB	
	Differential nonlinearity	14-bit monotonic		±0.25	±0.5	LSB	
	Resolution		12			Bits	
DAC7568	Relative accuracy	Measured by the line passing through codes 30 and 4050		±0.5	±1	LSB	
	Differential nonlinearity	12-bit monotonic		±0.15	±0.3	LSB	
Offset error		Extrapolated from two-point line (2), unloaded		0.5	10	mV	
Offset error d	lrift			3		μV/°C	
Full-scale err	or	DAC register loaded with all '1's		±0.2	±0.5	% of FSR	
Zero-code er	ror	DAC register loaded with all '0's		0.5	10	mV	
Zero-code error drift				5		μV/°C	
Gain error		Extrapolated from two-point line ⁽²⁾ , unloaded		±0.05	±0.15	% of FSR	
Gain temperature coefficient		$AV_{DD} = 5V$		1		ppm of	
Gain tempera	ature coemcient	$AV_{DD} = 2.7V$		3			
PSRR		Output unloaded		1		mV/V	
OUTPUT CH	ARACTERISTICS(3)						
Output valtas	$V_{\rm DD}$ \geq 2.7V; grades A and B: maximum output voltage 2.5V when using internal reference		0		V	V	
Output voltag	ge range	$V_{DD} \ge 5V$; grades C and D: maximum output voltage 5V when using internal reference	0		V_{DD}		
Output voltag	ge settling time	To ±0.024% FSR, 0020h to 3FD0h, R_L = 2k Ω , 0pF < C_L < 200pF; 1/4 scale to 3/4 scale		6	10	μs	
		$R_L = 2M\Omega$, $C_L = 470pF$	12				
Slew rate				0.5		V/μs	
Capacitive loa	ad etability	R _L = ∞		470		pF	
Capacitive 10	au stability	$R_L = 2k\Omega$		1000		ρι	
Code change glitch impulse		1LSB change around major carry		0.15		nV-s	
Digital feedth	rough	SCLK toggling, SYNC high		0.15		nV-s	
Channel-to-channel dc crosstalk		Full-scale swing on adjacent channel		0.25		LSB	
Channel-to-cl	hannel ac crosstalk	1kHz full-scale sine wave, outputs unloaded		-100		dB	
DC output im	pedance	At mid-code input		1		Ω	
Short-circuit	current			50		mA	
Power-up tim		Coming out of power-down mode, AV _{DD} = 5V		2.5		116	
Power-up time		Coming out of power-down mode, $AV_{DD} = 3V$	5			μs	

- Linearity calculated using a reduced code range of 30 to 4050; output unloaded. 16-bit: 485 and 64714; 14-bit: 120 and 16200; 12-bit: 30 and 4050
- Specified by design or characterization; not production tested.

SBAS430-JANUARY 2009 www.ti.com

ELECTRICAL CHARACTERISTICS (continued)

At AV_{DD} = 2.7V to 5.5V and -40°C to +105°C range, unless otherwise noted.

		DAC7568/D	AC8168/DA	C8568		
PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
AC PERFORMANCE ⁽⁴⁾				"		
SNR			88		dB	
THD	$T_A = +25^{\circ}C$. BW = 20kHz. $V_{DD} = 5V$. $f_{OUT} = 1$ kHz.		-77		dB	
SFDR	$T_A = +25^{\circ}C$, BW = 20kHz, $V_{DD} = 5V$, $f_{OUT} = 1$ kHz. First 19 harmonics removed for SNR calculation.		77		dB	
SINAD		76				
DAC output noise density	$T_A = +25$ °C, at mid-code input, $f_{OUT} = 1$ kHz		120		nV/√ Hz	
DAC output noise	T _A = +25°C, at mid-code input, 0.1Hz to 10Hz		6		μV_{PP}	
REFERENCE				<u>'</u>		
	$AV_{DD} = 5.5V$		360		μΑ	
Internal reference current consumption	AV _{DD} = 3.6V		348		μΑ	
External reference current	External V _{REF} = 2.5V (when internal reference is disabled), all eight channels active		80		μΑ	
V IN Defense in the second	TBD	0		AV_DD	V	
V _{REF} IN Reference input range	TBD	0		AV _{DD} /2	V	
Reference input impedance			8		kΩ	
REFERENCE OUTPUT						
Output voltage	T _A = +25°C; all grades	2.4995	2.5	2.5005	V	
Initial accuracy	T _A = +25°C, all grades	-0.02	±0.004	0.02	%	
Outro de colto de la colto de	DAC8568/DAC8168/DAC7568 ⁽⁵⁾ ; grades A, B		5	25	ppm/°C	
Output voltage temperature drift	DAC8568/DAC8168/DAC7568 ⁽⁶⁾ ; grades C, D		2 5			
Output voltage noise	f = 0.1Hz to 10Hz		12		μV_{PP}	
	$T_A = +25^{\circ}C$, $f = 1MHz$, $C_L = 0\mu F$		50			
Output voltage noise density (high-frequency noise)	$T_A = +25$ °C, $f = 1$ MHz, $C_L = 1$ μ F		20			
(ing.) nequency neces	$T_A = +25^{\circ}C$, $f = 1MHz$, $C_L = 4\mu F$		16			
Load regulation, sourcing	T _A = +25°C		30		μV/mA	
Load regulation, sinking	$T_A = +25$ °C		15		μV/mA	
Output current load capability ⁽⁴⁾			±20		mA	
Line regulation	$T_A = +25$ °C		10		μV/V	
Long-term stability/drift (aging)	$T_A = +25^{\circ}C$, time = 0 to 1900 hours		50		ppm	
Thormal hystorogic	First cycle		100		nnm	
Thermal hysteresis	Additional cycles		25		ppm	
LOGIC INPUTS ⁽⁴⁾						
Input current			±1		μΑ	
V. J. J. ogic input LOW voltage	$2.7V \le IOV_{DD} \le 5.5V$			0.8	V	
V _{IN} L Logic input LOW voltage	$1.8V \le IOV_{DD} \le 2.7V$			0.5	v	
V H Logic input HICH voltage	Logic input HIGH voltage $ \frac{2.7 \text{V} \le \text{IOV}_{\text{DD}} \le 5.5 \text{V}}{1.8 \text{V} \le \text{IOV}_{\text{DD}} \le 2.7 \text{V}} $				V	
V _{IN} H Logic input HIGH voltage			1.1			
Pin capacitance				3	pF	

Specified by design or characterization; not production tested.

Reference is trimmed and tested at room temperature, and is characterized from -40°C to +120°C.

Reference is trimmed and tested at two temperatures (+25°C and +105°C), and is characterized from -40°C to +120°C.



ELECTRICAL CHARACTERISTICS (continued)


At $AV_{DD} = 2.7V$ to 5.5V and -40° C to +105°C range, unless otherwise noted.

			DAC7568/DA	C8168/DAC	28568		
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
POWER REQ	UIREMENTS						
AV _{DD}			2.7		5.5	V	
	Normal mode, including	$AV_{DD} = IOV_{DD} = 3.6V \text{ to } 5.5V$ $V_{IN}H = IOV_{DD} \text{ and } V_{IN}L = GND$		1.2	1.6	mA	
I _{DD} ⁽⁷⁾	internal reference	$AV_{DD} = IOV_{DD} = 2.7V$ to 3.6V $V_{IN}H = IOV_{DD}$ and $V_{IN}L = GND$		1.1	1.5	IIIA	
I _{DD} (° /	All power-down modes	$AV_{DD} = IOV_{DD} = 3.6V \text{ to } 5.5V$ $V_{IN}H = IOV_{DD} \text{ and } V_{IN}L = GND$		2		^	
		$AV_{DD} = IOV_{DD} = 2.7V$ to 3.6V $V_{IN}H = IOV_{DD}$ and $V_{IN}L = GND$		1	5	μΑ	
	$ \begin{array}{c} \text{AV}_{\text{DD}} = \text{IOV}_{\text{DD}} = 3.6 \text{V to } 5.5 \text{V} \\ \text{Normal mode, including} \\ \text{V}_{\text{IN}} \text{H} = \text{IOV}_{\text{DD}} \text{ and } \text{V}_{\text{IN}} \text{L} = \text{GND} \end{array} $			4	8.8	m\\/	
Power	internal reference	$AV_{DD} = IOV_{DD} = 2.7V$ to 3.6V $V_{IN}H = IOV_{DD}$ and $V_{IN}L = GND$		3	5.4	mW	
Dissipation ⁽⁷⁾	All power-down modes	$AV_{DD} = IOV_{DD} = 3.6V \text{ to } 5.5V$ $V_{IN}H = IOV_{DD} \text{ and } V_{IN}L = GND$		7	44	μW	
		$AV_{DD} = IOV_{DD} = 2.7V$ to 3.6V $V_{IN}H = IOV_{DD}$ and $V_{IN}L = GND$			18	μνν	
TEMPERATUI	RE RANGE						
Specified perfo	ormance		-40		+125	°C	

⁽⁷⁾ Input code = 2048, reference current included, no load.



PIN CONFIGURATIONS




PIN DESCRIPTIONS

16-PIN	14-PIN	NAME	DESCRIPTION
1	_	LDAC	Load DACs.
2	1	SYNC	Level-triggered control input (active low). This input is the frame synchronization signal for the input data. When \$\overline{SYNC}\$ goes low, it enables the input shift register, and data are sampled on subsequent falling clock edges. The DAC output updates following the 32nd clock. If \$\overline{SYNC}\$ is taken high before the 31st clock edge, the rising edge of \$\overline{SYNC}\$ acts as an interrupt, and the write sequence is ignored by the DAC8568/DAC8168/DAC7568. Schmitt-Trigger logic input.
3	2	AV_DD	Power-supply input, 2.7V to 5.5V
4	3	$V_{OUT}A$	Analog output voltage from DAC A
5	4	$V_{OUT}C$	Analog output voltage from DAC C
6	5	$V_{OUT}E$	Analog output voltage from DAC E
7	6	V _{OUT} G	Analog output voltage from DAC G
8	7	V _{REF} IN/ V _{REF} OUT	Positive reference input / reference output 2.5V if internal reference used. (1)
9	_	CLR	Asynchronous Clear Input.
10	8	V _{OUT} H	Analog output voltage from DAC H
11	9	$V_{OUT}F$	Analog output voltage from DAC F
12	10	V _{OUT} D	Analog output voltage from DAC D
13	11	V _{OUT} B	Analog output voltage from DAC B
14	12	GND	Ground reference point for all circuitry on the device
15	13	D _{IN}	Serial data input. Data are clocked into the 32-bit input shift register on each falling edge of the serial clock input. Schmitt-Trigger logic input.
16	14	SCLK	Serial clock input. Data can be transferred at rates up to 50MHz. Schmitt-Trigger logic input.

(1) Grades A and B, external $V_{REF}IN$ (max) = 5V; grades C and D, external $V_{REF}IN$ (max) = 2.5V



SERIAL WRITE OPERATION



- (1) Asynchronous LDAC update mode.
- Synchronous LDAC update mode.

TIMING REQUIREMENTS(1)(2)

At $AV_{DD} = IOV_{DD} = 2.7V$ to 5.5V and $-40^{\circ}C$ to +105°C range (unless otherwise noted).

			DAC8568/DAC8168/DAC7568				
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
t ₁	SCLK falling edge to SYNC falling edge (for successful write operation)	$IOV_{DD} = AV_{DD} = 2.7V$ to 5.5V	10			ns	
t ₂ (3)	SCLK cycle time	$IOV_{DD} = AV_{DD} = 2.7V$ to 5.5V	20			ns	
t ₃	SYNC rising edge to 31st SCLK falling edge (for successful SYNC interrupt)	$IOV_{DD} = AV_{DD} = 2.7V$ to 5.5V	13			ns	
t ₄	Minimum SYNC HIGH time	$IOV_{DD} = AV_{DD} = 2.7V$ to 5.5V	80			ns	
t ₅	SYNC to SCLK falling edge setup time	$IOV_{DD} = AV_{DD} = 2.7V$ to 5.5V	13			ns	
t ₆	SCLK LOW time	$IOV_{DD} = AV_{DD} = 2.7V$ to 5.5V	8			ns	
t ₇	SCLK HIGH time	$IOV_{DD} = AV_{DD} = 2.7V$ to 5.5V	8			ns	
t ₈	SCLK falling edge to SYNC rising edge	$IOV_{DD} = AV_{DD} = 2.7V$ to 5.5V	7			ns	
t ₉	Data setup time	$IOV_{DD} = AV_{DD} = 2.7V$ to 5.5V	6			ns	
t ₁₀	Data hold time	$IOV_{DD} = AV_{DD} = 2.7V$ to 5.5V	4			ns	
t ₁₁	SCLK falling edge to LDAC falling edge (for successful write operation)	$IOV_{DD} = AV_{DD} = 2.7V$ to 5.5V	40			ns	
t ₁₂	LDAC pulse width LOW time	$IOV_{DD} = AV_{DD} = 2.7V$ to 5.5V	80			ns	
t ₁₃	LDAC falling edge to SCLK falling edge for synchronous LDAC update mode	$IOV_{DD} = AV_{DD} = 2.7V$ to 5.5V	4 × t ₁			ns	
t ₁₄	32nd SCLK falling edge to LDAC rising edge	$IOV_{DD} = AV_{DD} = 2.7V$ to 5.5V	40			ns	
t ₁₅	CLR pulse width LOW time	$IOV_{DD} = AV_{DD} = 2.7V$ to 5.5V	80			ns	

- All input signals are specified with $t_R = t_F = 3$ ns (10% to 90% of V_{DD}) and timed from a voltage level of $(V_{IL} + V_{IH})/2$.
- See the *Serial Write Operation* timing diagram.

 Maximum SCLK frequency is 50MHz at $IOV_{DD} = V_{DD} = 2.7V$ to 5.5V

PACKAGE OPTION ADDENDUM

www.ti.com 4-May-2009

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
DAC7568IAPW	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
DAC7568IAPWR	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
DAC7568ICPW	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
DAC7568ICPWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
DAC8168IAPW	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
DAC8168IAPWR	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
DAC8168ICPW	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
DAC8168ICPWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
DAC8568IAPW	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
DAC8568IAPWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
DAC8568IBPW	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
DAC8568IBPWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
DAC8568ICPW	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
DAC8568ICPWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
DAC8568IDPW	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
DAC8568IDPWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.



PACKAGE OPTION ADDENDUM

www.ti.com 4-May-2009

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 15-Oct-2009


TAPE AND REEL INFORMATION





Α0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DAC8168ICPWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

www.ti.com 15-Oct-2009



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
DAC8168ICPWR	TSSOP	PW	16	2000	346.0	346.0	29.0

PW (R-PDSO-G**)

14 PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Applications Products Amplifiers amplifier.ti.com Audio www.ti.com/audio Data Converters Automotive www.ti.com/automotive dataconverter.ti.com DLP® Products Broadband www.dlp.com www.ti.com/broadband DSP Digital Control dsp.ti.com www.ti.com/digitalcontrol Clocks and Timers www.ti.com/clocks Medical www.ti.com/medical Military Interface www.ti.com/military interface.ti.com Optical Networking Logic logic.ti.com www.ti.com/opticalnetwork Power Mgmt power.ti.com Security www.ti.com/security Telephony Microcontrollers microcontroller.ti.com www.ti.com/telephony Video & Imaging www.ti-rfid.com www.ti.com/video RF/IF and ZigBee® Solutions www.ti.com/lprf Wireless www.ti.com/wireless

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2009, Texas Instruments Incorporated