



PCM1718E

**Sound_{plus}™ Stereo Audio
DIGITAL-TO-ANALOG CONVERTER**

FEATURES


- ACCEPTS 16- or 18-BIT I²S, OR 18-BIT NORMAL INPUT DATA
- COMPLETE STEREO DAC:
8X Oversampling Digital Filter
Multi-Level Delta-Sigma DAC
Analog Low Pass Filter
Output Amplifier
- HIGH PERFORMANCE:
-90dB THD+N
96dB Dynamic Range
100dB SNR
- SYSTEM CLOCK: 256fs or 384fs
- WIDE POWER SUPPLY: +2.7V to +5.5V
- SELECTABLE FUNCTIONS:
Soft Mute
Digital De-emphasis
- SMALL 20-PIN SSOP PACKAGE

DESCRIPTION

The PCM1718 is a complete low cost stereo, audio digital-to-analog converter, including digital interpolation filter, 3rd-order delta-sigma DAC, and analog output amplifiers. PCM1718 is fabricated on a highly advanced 0.6 μ CMOS process. PCM1718 accepts 18-bit normal input data format, or 16- or 18-bit I²S data format.

The digital filter performs an 8X interpolation function, as well as special functions such as soft mute and digital de-emphasis.

PCM1718 is suitable for a wide variety of cost-sensitive consumer applications where good performance is required. Its low cost, small size, and single power supply make it ideal for BS tuners, keyboards, MPEG audio, PCMCIA audio cards (ZV port), MIDI applications, and set-top boxes.



International Airport Industrial Park • Mailing Address: PO Box 11400, Tucson, AZ 85734 • Street Address: 6730 S. Tucson Blvd., Tucson, AZ 85706 • Tel: (520) 746-1111 • Fax: 910-952-1111
Internet: <http://www.burr-brown.com/> • FAXLine: (800) 548-6133 (US/Canada Only) • Cable: BBRCP • Tel: 066-6491 • FAX: (520) 889-1510 • Immediate Product Info: (800) 548-6132


SPECIFICATIONS

All specifications at $+25^{\circ}\text{C}$, $+V_{\text{CC}} = +V_{\text{DD}} = +5\text{V}$, $f_s = 44.1\text{kHz}$, and 18-bit input data, $\text{SYSCLK} = 384\text{fs}$, unless otherwise noted. Measurement bandwidth is 20kHz .

| PARAMETER | CONDITIONS | PCM1718E | | | UNITS |
|--|--|------------------------|--|---------------------------|--------------------|
| | | MIN | TYP | MAX | |
| RESOLUTION | | 16 | | 18 | Bits |
| DIGITAL INPUT/OUTPUT | | | | | |
| Logic Family | | | CMOS | | |
| Input Logic Level: | | | | | |
| $V_{\text{IH}}^{(2)}$ | | 70% of V_{DD} | | | V |
| $V_{\text{IL}}^{(2)}$ | | 70% of V_{DD} | | 30% of V_{DD} | V |
| $V_{\text{IH}}^{(3)}$ | | 64% of V_{DD} | | 30% of V_{DD} | V |
| $V_{\text{IL}}^{(3)}$ | | | | 28% of V_{DD} | V |
| $V_{\text{IH}}^{(4)}$ | | | | | V |
| $V_{\text{IL}}^{(4)}$ | | | | | V |
| Input Logic Current: | | | | | |
| $I_{\text{IH}}^{(5)}$ | | | | -6.0 | μA |
| $I_{\text{IL}}^{(5)}$ | | | | -120 | μA |
| $I_{\text{IH}}^{(6)}$ | | | | -2 | μA |
| $I_{\text{IL}}^{(6)}$ | | | | 0.02 | μA |
| $I_{\text{IH}}^{(4)}$ | | | | 40 | μA |
| $I_{\text{IL}}^{(4)}$ | | | | -40 | μA |
| Output Logic Level: ($+V_{\text{DD}} = +5\text{V}$) | | | | | |
| $V_{\text{OH}}^{(7)}$ | | | | | V |
| $V_{\text{OL}}^{(7)}$ | | | | 1.0 | V |
| $V_{\text{OL}}^{(8)}$ | | | | 1.0 | V |
| Interface Format | | | Selectable Normal, I ² S | | |
| Data Format | | | 16/18 Bits MSB First Binary Two's Complement | | |
| Sampling Frequency | | | 32 | 44.1 | 48 |
| System Clock Frequency | 256fs/384fs | 8.192/12.288 | 11.2896/16.9344 | 12.288/18.432 | kHz MHz |
| DC ACCURACY | | | | | |
| Gain Error | | | ± 1.0 | ± 5.0 | % of FSR |
| Gain Mismatch Channel-to-Channel | | | ± 1.0 | ± 5.0 | % of FSR |
| Bipolar Zero Error | $V_{\text{O}} = 1/2 V_{\text{CC}}$ at Bipolar Zero | | ± 30 | | mV |
| DYNAMIC PERFORMANCE⁽¹⁾ | | | | | |
| THD+N at FS (0dB) | $V_{\text{CC}} = +5\text{V}$, $f = 991\text{Hz}$ | | -90 | -80 | dB |
| THD+N at -60dB | | | -34 | | dB |
| Dynamic Range | EIAJ, A-weighted | 90 | 96 | | dB |
| Signal-To-Noise Ratio | EIAJ, A-weighted | 92 | 100 | | dB |
| Channel Separation | | 90 | 97 | | dB |
| Level Linearity Error (-90dB) | | | ± 0.5 | | dB |
| DYNAMIC PERFORMANCE⁽¹⁾ | | | | | |
| THD+N at FS (0dB) | $V_{\text{CC}} = +3\text{V}$, $f = 991\text{Hz}$ | | -86 | | dB |
| Dynamic Range | EIAJ, A-weighted | | 91 | | dB |
| Signal-To-Noise Ratio | EIAJ, A-weighted | | 94 | | dB |
| DIGITAL FILTER PERFORMANCE | | | | | |
| Pass Band Ripple | | | | ± 0.17 | dB |
| Stop Band Attenuation | | | | 0.445 | dB |
| Pass Band | | -35 | | | fs |
| Stop Band | | | 0.555 | | fs |
| De-emphasis Error | | | -0.2 | | dB |
| Delay Time (Latency) | ($f_s = 32\text{kHz} \sim 48\text{kHz}$) | | | 11.125/ f_s | sec |
| ANALOG OUTPUT | | | | | |
| Voltage Range | FS (0dB) OUT | | | | |
| Load Impedance | | 5 | 62% of V_{CC} | | Vp-p |
| Center Voltage | | | 50% of V_{CC} | | $\text{k}\Omega$ |
| | | | | | V |
| POWER SUPPLY REQUIREMENTS | | | | | |
| Voltage Range: | $+V_{\text{CC}}$ $+V_{\text{DD}}$ | $+2.7$ $+2.7$ | | $+5.5$ $+5.5$ | VDC |
| Supply Current: $+I_{\text{CC}} + I_{\text{DD}}^{(9)}$ | $+V_{\text{CC}} = +V_{\text{DD}} = +5\text{V}$ $+V_{\text{CC}} = +V_{\text{DD}} = +3\text{V}$ $+V_{\text{CC}} = +V_{\text{DD}} = +5\text{V}$ $+V_{\text{CC}} = +V_{\text{DD}} = +3\text{V}$ | | 18.0 9.0 90 27 | 25.0 15.0 125 45 | mA |
| Power Dissipation | | | | | mW |
| | | | | | mW |
| TEMPERATURE RANGE | | | | | |
| Operation | | | -25 | $+85$ | $^{\circ}\text{C}$ |
| Storage | | | -55 | $+100$ | $^{\circ}\text{C}$ |

NOTES: (1) Tested with Shibusoku #725 THD. Meter 400Hz HPF, 30kHz LPF On, Average Mode with 20kHz bandwidth limiting. (2) Pins 4, 5, 6, 14: LRCIN, DIN, BCKIN, FORMAT. (3) Pins 15, 16, 17, 18: RSTB, DM0, DM1, MUTE (Schmitt trigger input). (4) Pin 1: XTI. (5) Pins 15, 16, 17, 18: RSTB, DM0, DM1, MUTE (if pull-up resistor is used). (6) Pins 4, 5, 6: LRCIN, DIN, BCKIN (if pull-up resistor is not used). (7) Pin 19: CLKO. (8) Pin 7: ZERO. (9) No load on pins 19 (CLKO) and 20 (XTO).

PIN CONFIGURATION



PACKAGE INFORMATION

| PRODUCT | PACKAGE | PACKAGE DRAWING NUMBER ⁽¹⁾ |
|----------|-------------|---------------------------------------|
| PCM1718E | 20-Pin SSOP | 334-1 |

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix C of Burr-Brown IC Data Book.

ABSOLUTE MAXIMUM RATINGS

| | |
|---|-----------------------------------|
| Power Supply Voltage | +6.5V |
| +V _{CC} to +V _{DD} Difference | ±0.1V |
| Input Logic Voltage | -0.3V to (V _{DD} + 0.3V) |
| Power Dissipation | 200mW |
| Operating Temperature Range | -25°C to +85°C |
| Storage Temperature | -55°C to +125°C |
| Lead Temperature (soldering, 5s) | +260°C |
| Thermal Resistance, θ_{JA} | +70°C/W |

PIN ASSIGNMENTS

| PIN | NAME | FUNCTION |
|---------------------------------------|--------------------|---|
| Data Input Interface Pins | | |
| 4 | LRCIN | Sample Rate Clock Input. Controls the update rate (fs). |
| 5 | DIN | Serial Data Input. MSB first, right justified (Sony format, 18 bits) or I ² S (Philips format, 16 or 18 bits). |
| 6 | BCKIN | Bit Clock Input. Clocks in the data present on DIN input. |
| Mode Control and Clock Signals | | |
| 1 | XTI | Oscillator Input (External Clock Input). For an internal clock, tie XTI to one side of the crystal oscillator. For an external clock, tie XTI to the output of the chosen external clock. |
| 14 ⁽¹⁾ | FORMAT | A "HIGH" selects I ² S input data format, and a "LOW" selects Normal (Sony) input data format. |
| 16 ⁽¹⁾ | DM0 | De-emphasis selection. |
| 17 ⁽¹⁾ | DM1 | De-emphasis selection. |
| 18 ⁽¹⁾ | MUTE | Soft Mute Control. When set "LOW", the outputs are muted. |
| 19 | CLKO | Buffered Output of Oscillator. Equivalent to XTI. |
| 20 | XTO | Oscillator Output. When using the internal clock, tie to the opposite side (from pin 1) of the crystal oscillator. When using an external clock, leave XTO open. |
| Operational Controls and Flags | | |
| 7 | ZERO | Infinite Zero Detection Flag, open drain output. When the input is continuously zero for 65,536 cycles of BCKIN, ZERO is "LOW". |
| 15 ⁽¹⁾ | RSTB | Resets DAC operation with an active "LOW" pulse. |
| Analog Output Functions | | |
| 8 | D/C_R | Right Channel Output Amplifier Common. Bypass to ground with 10µF capacitor. |
| 9 | V _{OUT} R | Right Channel Analog Output. V _{OUT} max = 0.62 x V _{CC} . |
| 12 | V _{OUT} L | Left Channel Analog Output. V _{OUT} max = 0.62 x V _{CC} . |
| 13 | D/C_L | Left Channel Output Amplifier Common. Bypass to ground with 10µF capacitor. |
| Power Supply Connections | | |
| 2 | DGND | Digital Ground. |
| 3 | V _{DD} | Digital Power Supply (+5V or +3V). |
| 10 | AGND | Analog Ground. |
| 11 | V _{CC} | Analog Power Supply (+5V or +3V). |






NOTE: (1) With internal pull-up.

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.

TYPICAL PERFORMANCE CURVES

At $T_A = +25^\circ\text{C}$, $V_S = +5\text{V}$, $R_L = 100\Omega$, $C_L = 2\text{pF}$, and $R_{FB} = 402\Omega$, unless otherwise noted.









DYNAMIC PERFORMANCE



TYPICAL PERFORMANCE CURVES

At $T_A = +25^\circ\text{C}$, $V_S = +5\text{V}$, $R_L = 44.1\text{k}\Omega$, $f_{\text{SYS}} = 384\text{fs}$, and 18-bit input data, unless otherwise noted.

DIGITAL FILTER



SYSTEM CLOCK

The system clock for PCM1718 must be either 256fs or 384fs, where fs is the audio sampling frequency (typically 32kHz, 44.1kHz, or 48kHz). The system clock is used to operate the digital filter and the modulator.

The system clock can be either a crystal oscillator placed between XTI (pin 1) and XTO (pin 20), or an external clock input to XTI. If an external system clock is used, XTO is open (floating). Figure 1 illustrates the typical system clock connections.

PCM1718 has a system clock detection circuit which automatically senses if the system clock is operating at 256fs or 384fs. The system clock should be synchronized with LRCIN (pin 4) clock. LRCIN (left-right clock) operates at the sampling frequency fs. In the event these clocks are not synchronized, PCM1718 can compensate for the phase dif-

ference internally. If the phase difference between left-right and system clocks is greater than 6 bit clocks (BCKIN), the synchronization is performed internally. While the synchronization is processing, the analog output is forced to a DC level at bipolar zero. The synchronization typically occurs in less than 1 cycle of LRCIN.

DATA INTERFACE FORMATS

Digital audio data is interfaced to PCM1718 on pins 4, 5, and 6—LRCIN (left-right clock), DIN (data input) and BCKIN (bit clock). PCM1718 can accept both normal and I²S data formats. Normal data format is MSB first, two's complement, right-justified. I²S data is compatible with Philips serial data protocol. Figures 3 and 4 illustrate the input data formats.




FIGURE 1. Internal Clock Circuit Diagram and Oscillator Connection.




FIGURE 2. External Clock Timing Requirements.

FUNCTIONAL CONTROLS

PCM1718 allows the user to control the input data format, soft mute, and digital de-emphasis frequency. Table I illustrates the selectable functions:

| FUNCTION | CONTROL PIN |
|---|------------------------|
| Data Input Format Normal I ² S | FORMAT (Pin 14) |
| De-emphasis 32kHz 44.1kHz 48kHz | DM0, DM1 (Pins 16, 17) |
| Soft Mute | MUTE (Pin 18) |
| Reset | RSTB (Pin 15) |

TABLE I. Selectable Functions.




FIGURE 3. “Normal” Data Input Timing.




FIGURE 4. “I²S” Data Input Timing.




FIGURE 5. Data Input Timing.

Data Format

A “HIGH” on pin 14 (FORMAT) sets the input format to I²S, and a “LOW” sets the format to Normal (MSB-first, right-justified Sony format).

Soft Mute

A “LOW” on pin 18 (MUTE) causes both outputs to be muted. This muting is done in the digital domain so there is no audible “click” when the soft mute is enacted.

De-Emphasis

PCM1718 allows for digital de-emphasis for all three standard sampling frequencies:

| DM1 (Pin 17) | DM0 (Pin 16) | De-Emphasis Mode |
|--------------|--------------|------------------|
| 0 | 0 | OFF |
| 0 | 1 | 48kHz |
| 1 | 0 | 44.1kHz |
| 1 | 1 | 32kHz |

Reset

PCM1718 has both internal power on reset circuit and the RSTB-pin (pin 15) which accepts external forced reset by RSTB = LOW. For internal power on reset, initialize (reset) is done automatically at power on $V_{DD} > 2.2V$ (typ). During internal reset = LOW, the output of the DAC is invalid and the analog outputs are forced to $V_{CC}/2$. Figure 6 illustrates the timing of internal power on reset.




FIGURE 6. Internal Power-On Reset Timing.




FIGURE 7. RSTB-Pin Reset Timing.




FIGURE 8. Typical Connection Diagram of PCM1718.

For the RSTB-pin, PSTB-pin accepts external forced reset by RSTB = L. During RSTB = L, the output of the DAC is invalid and the analog outputs are forced to $V_{CC}/2$ after internal initialize (1024 system clocks count after RSTB = H.) Figure 7 illustrates the timing of RSTB-pin reset.

POWER SUPPLY CONNECTIONS

PCM1718 has two power supply connections: digital (V_{DD}) and analog (V_{CC}). Each connection also has a separate ground. If the power supplies turn on at different times, there is a possibility of a latch-up condition. To avoid this condition, it is recommended to have a common connection between the digital and analog power supplies. If separate supplies are used without a common connection, the delta between the two supplies during ramp-up time must be less than 0.6V.

An application circuit to avoid a latch-up condition is shown in Figure 9.




FIGURE 9. Latch-up Prevention Circuit.

BYPASSING POWER SUPPLIES

The power supplies should be bypassed as close as possible to the unit. Refer to Figure 8 for optimal values of bypass capacitors.

THEORY OF OPERATION

The delta-sigma section of PCM1718 is based on a 5-level amplitude quantizer and a 3rd-order noise shaper. This section converts the oversampled input data to 5-level delta-sigma format.




FIGURE 10. 5-Level $\Delta\Sigma$ Modulator Block Diagram.

A block diagram of the 5-level delta-sigma modulator is shown in Figure 10. This 5-level delta-sigma modulator has the advantage of stability and clock jitter sensitivity over the typical one-bit (2 level) delta-sigma modulator.

The combined oversampling rate of the delta-sigma modulator and the internal 8-times interpolation filter is 48fs for a 384fs system clock, and 64fs for a 256fs system clock. The theoretical quantization noise performance of the 5-level delta-sigma modulator is shown in Figure 11.




FIGURE 11. Quantization Noise Spectrum.

APPLICATION CONSIDERATIONS

DELAY TIME

There is a finite delay time in delta-sigma converters. In A/D converters, this is commonly referred to as latency. For a delta-sigma D/A converter, delay time is determined by the order number of the FIR filter stage, and the chosen sampling rate. The following equation expresses the delay time of PCM1718:

$$T_D = 11.125 \times 1/f_s$$

$$\text{For } f_s = 44.1\text{kHz, } T_D = 11.125/44.1\text{kHz} = 251.4\mu\text{s}$$

Applications using data from a disc or tape source, such as CD audio, CD-Interactive, Video CD, DAT, Minidisc, etc., generally are not affected by delay time. For some professional applications such as broadcast audio for studios, it is important for total delay time to be less than 2ms.

OUTPUT FILTERING

For testing purposes all dynamic tests are done on the PCM1718 using a 20kHz low pass filter. This filter limits the measured bandwidth for THD+N, etc. to 20kHz. Failure to use such a filter will result in higher THD+N and lower SNR and Dynamic Range readings than are found in the specifications. The low pass filter removes out of band noise. Although it is not audible, it may affect dynamic specification numbers.

The performance of the internal low pass filter from DC to 24kHz is shown in Figure 12. The higher frequency rolloff of the filter is shown in Figure 13. If the user's application has the PCM1718 driving a wideband amplifier, it is recommended to use an external low pass filter. A simple 3rd-order filter is shown in Figure 14. For some applications, a passive RC filter or 2nd-order filter may be adequate.




FIGURE 12. Low Pass Filter Frequency Response.




FIGURE 13. Low Pass Filter Frequency Response.




FIGURE 14. 3rd-Order LPF.




FIGURE 15. Test Block Diagram.

TEST CONDITIONS

Figure 15 illustrates the actual test conditions applied to PCM1718 in production. The 11th-order filter is necessary in the production environment for the removal of noise resulting from the relatively long physical distance between the unit and the test analyzer. In most actual applications, the 3rd-order filter shown in Figure 14 is adequate. Under normal conditions, THD+N typical performance is -70dB with a 30kHz low pass filter (shown here on the THD meter), improving to -89dB when the external 20kHz 11th-order filter is used. For cost-sensitive applications, a single RC filter, as shown in Figure 18, may be adequate.

EVALUATION FIXTURES

DEM-PCM1718

This evaluation fixture is primarily intended for quick evaluation of the PCM1718's performance. DEM-PCM1718 can accept either an external clock or a user-installed crystal oscillator. All of the functions can be controlled by on-board switches. DEM-PCM1718 does not contain a receiver chip or an external low pass filter. DEM-PCM1718 requires a single +2.7V to +5V power supply.

OUT-OF-BAND NOISE CONSIDERATIONS

Delta-sigma DACs are by nature very sensitive to jitter on the master clock. Phase noise on the clock will result in an increase in noise, ultimately degrading dynamic range. It is difficult to quantify the effect of jitter due to problems in synthesizing low levels of jitter. One of the reasons delta-sigma DACs are prone to jitter sensitivity is the large quantization noise when the modulator can only achieve two discrete output levels (0 or 1). The multi-level delta-sigma DAC has improved theoretical SNR because of multiple output states. This reduces sensitivity to jitter. Figure 16 contrasts jitter sensitivity between a one-bit PWM type DAC and multi-level delta-sigma DAC. The data was derived using a simulator, where clock jitter could be completely synthesized.




FIGURE 16. Simulation Results of Clock Jitter Sensitivity.




FIGURE 17. Simulation Method for Clock Jitter.




FIGURE 18. RC Output Filter.

PACKAGING INFORMATION

| Orderable Device | Status ⁽¹⁾ | Package Type | Package Drawing | Pins | Package Qty | Eco Plan ⁽²⁾ | Lead/Ball Finish | MSL Peak Temp ⁽³⁾ |
|------------------|-----------------------|--------------|-----------------|------|-------------|-------------------------|------------------|------------------------------|
| PCM1718E | ACTIVE | SSOP | DB | 20 | 65 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| PCM1718E/2K | ACTIVE | SSOP | DB | 20 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| PCM1718E/2KG4 | ACTIVE | SSOP | DB | 20 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| PCM1718EG4 | ACTIVE | SSOP | DB | 20 | 65 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBsolete: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.



Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)


⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION
REEL DIMENSIONS

TAPE DIMENSIONS



| | |
|----|---|
| A0 | Dimension designed to accommodate the component width |
| B0 | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE


*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|-------------|--------------|-----------------|------|------|--------------------|--------------------|---------|---------|---------|---------|--------|---------------|
| PCM1718E/2K | SSOP | DB | 20 | 2000 | 330.0 | 17.4 | 8.5 | 7.6 | 2.4 | 12.0 | 16.0 | Q1 |

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|-------------|--------------|-----------------|------|------|-------------|------------|-------------|
| PCM1718E/2K | SSOP | DB | 20 | 2000 | 336.6 | 336.6 | 28.6 |

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products

| | |
|-----------------------------|--|
| Amplifiers | amplifier.ti.com |
| Data Converters | dataconverter.ti.com |
| DSP | dsp.ti.com |
| Clocks and Timers | www.ti.com/clocks |
| Interface | interface.ti.com |
| Logic | logic.ti.com |
| Power Mgmt | power.ti.com |
| Microcontrollers | microcontroller.ti.com |
| RFID | www.ti-rfid.com |
| RF/IF and ZigBee® Solutions | www.ti.com/lprf |

Applications

| | |
|--------------------|--|
| Audio | www.ti.com/audio |
| Automotive | www.ti.com/automotive |
| Broadband | www.ti.com/broadband |
| Digital Control | www.ti.com/digitalcontrol |
| Medical | www.ti.com/medical |
| Military | www.ti.com/military |
| Optical Networking | www.ti.com/opticalnetwork |
| Security | www.ti.com/security |
| Telephony | www.ti.com/telephony |
| Video & Imaging | www.ti.com/video |
| Wireless | www.ti.com/wireless |

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265

Copyright © 2008, Texas Instruments Incorporated