



Ultralow Distortion, 600 MHz Buffer

AD9620*

FEATURES

Excellent Gain Accuracy: 0.994 V/V

Wide Bandwidth: 600 MHz

Slew Rate: 2200 V/ μ s

Ultralow Distortion:

–73 dBc @ 20 MHz

–91 dBc @ 2.3 MHz

Fast Settling Time: 8 ns to 0.02%

Low Noise: 2.0 nV/ $\sqrt{\text{Hz}}$

APPLICATIONS


IF/Communications

Impedance Transformations

Drives Flash ADCs

Line Driving

DIP CONFIGURATION



NC = NO CONNECT

2

GENERAL DESCRIPTION

The AD9620 is a monolithic, unity gain buffer amplifier that sets new standards in gain accuracy, wide bandwidth and low distortion. Its large signal bandwidth, ultralow distortion over frequency, and drive capabilities of the AD9620 make this buffer an ideal driver for flash ADCs. Other applications which require increased current drive at unity voltage gain, such as cable driving, also benefit from the AD9620's performance.

In addition to innovative (patent pending) feedback architecture, special packaging techniques improve dynamic performance by minimizing the reactive effects associated with standard packages. The result is –73 dBc harmonic suppression at 20 MHz, and –91 dBc at 2.3 MHz. The AD9620 also outperforms other amplifiers, including its predecessor AD9630, in terms of small-signal pulse response and dc linearity. These features make the AD9620 the premier driver for high speed, high resolution ADCs.

Available in side-brazed ceramic DIP packages, the “A” suffix unit is guaranteed for –40°C to +85°C operating temperatures; the “S” suffix device is guaranteed from –55°C to +125°C. AD9620 die are dc tested at +25°C.

*Patent(s) Pending.

AD9620—SPECIFICATIONS

ABSOLUTE MAXIMUM RATINGS¹

Supply Voltages ($\pm V_S$)	± 7 V
Input Voltage Range	$\pm V_S$
Continuous Output Current ²	70 mA
Operating Temperature Ranges	
AD9620AD	-40°C to $+85^\circ\text{C}$
AD9620SD	-55°C to $+125^\circ\text{C}$

Storage Temperature	
AD9620AD	-65°C to $+150^\circ\text{C}$
AD9620SD	-65°C to $+150^\circ\text{C}$
Junction Temperature ³	$+175^\circ\text{C}$
Lead Soldering Temperature (10 seconds) ⁴	$+300^\circ\text{C}$

DC ELECTRICAL CHARACTERISTICS (unless otherwise noted, $\pm V_S = \pm 5$ V; $R_{IN} = 50\ \Omega$, $R_{LOAD} = 100\ \Omega$)

Parameter	Conditions	Temp	Test Level	AD9620AD			AD9620SD			Units
				Min	Typ	Max	Min	Typ	Max	
DC SPECIFICATIONS										
Output Offset Voltage		+25°C	I	-8	±2	+8	-8	±2	+8	mV
Offset Voltage TC		Full	IV	-25	±5	+25	-25	±5	+25	μV/°C
Input Bias Current		+25°C	I	-35	±6	+35	-35	±6	+35	μA
Bias Current TC		Full	IV	-150	±50	+150	-150	±50	+150	nA/°C
Input Resistance		+25°C to T _{max}	VI	400	800		400	800		kΩ
Input Resistance		T _{min}	VI	190			190			kΩ
Input Capacitance		+25°C	V		1.0			1.0		pF
Gain	V _{OUT} = 2 V p-p	Full	VI	0.989	0.994		0.989	0.994		V/V
Output Voltage Range		Full	VI	+2.8		-2.8	+2.8		-2.8	V
Output Current (50 Ω Load)		Full	VI	40			40			mA
Output Impedance	At DC	+25°C	V		0.4			0.4		Ω
Power Supply Rejection Ratio	ΔV _S = ±5%	Full	VI	52	60		52	60		dB
DC Nonlinearity	±2 V Full Scale	+25°C	VI		0.005			0.005		%
FREQUENCY DOMAIN										
Bandwidth (-3 dB)										MHz
Small Signal	V _{OUT} = ≤0.7 V p-p	T _{min} to +25°C	II	320	600		320	600		MHz
Small Signal	V _{OUT} = ≤0.7 V p-p	T _{max}	II	260			260			MHz
Large Signal	V _{OUT} = 4 V p-p	T _{min} to +25°C	IV	60	80		60	80		MHz
Large Signal	V _{OUT} = 4 V p-p	T _{max}	IV	45			45			MHz
Amplitude of Peaking	≤150 MHz	T _{min} to +25°C	II		0.8	1.5		0.8	1.5	dB
Amplitude of Peaking	≤150 MHz	T _{max}	II		1.5	2.2		1.5	2.2	dB
Amplitude of Rolloff	≤150 MHz	Full	II		0	0.3		0	0.3	dB
Group Delay	DC to 150 MHz	+25°C	V		0.75			0.75		ns
Phase Nonlinearity	DC to 150 MHz	+25°C	V		1.4			1.4		Degrees
2nd Harmonic Distortion	2 V p-p; 2.3 MHz	+25°C to T _{max}	IV		-91	-82		-91	-82	dBc
	2 V p-p; 2.3 MHz	T _{min}	IV		-81	-73		-81	-73	dBc
	2 V p-p; 20 MHz	Full	IV		-71	-63		-71	-63	dBc
	2 V p-p; 60 MHz	+25	I		-69	-60		-69	-60	dBc
	2 V p-p; 60 MHz	T _{min} and T _{max}	V		-62			-62		dBc
3rd Harmonic Distortion	2 V p-p; 2.3 MHz	Full	IV		-94	-86		-94	-86	dBc
	2 V p-p; 20 MHz	Full	IV		-81	-71		-81	-71	dBc
	2 V p-p; 60 MHz	+25°C	I		-60	-52		-60	-52	dBc
Spectral Input Noise Voltage	10 MHz	+25°C	V		2.0			2.0		nV/√Hz
Average Equivalent Integrated Output Noise Voltage	0.1 to 200 MHz	+25°C	V		28			28		μV
TIME DOMAIN										
Slew Rate	V _{OUT} = 4 V Step	+25°C	IV	1500	2200		1500	2200		V/μs
Rise/Fall Time	V _{OUT} = 1 V Step	T _{min} to +25°C	IV		0.8	1.2		0.8	1.2	ns
	V _{OUT} = 1 V Step	T _{max}	IV		1.1	1.5		1.1	1.5	ns
	V _{OUT} = 4 V Step	T _{min} to +25°C	IV		1.7	2.5		1.7	2.5	ns
	V _{OUT} = 4 V Step	T _{max}	IV		2.3	3.4		2.3	3.4	ns
Overshoot	V _{OUT} = 2 V Step	Full	IV		3	12		3	12	%
Settling Time										
To 0.1%	V _{OUT} = 2 V Step	Full	IV		6	10		6	10	ns
To 0.02%	V _{OUT} = 2 V Step	Full	IV		8	16		8	16	ns
Differential Gain	4.4 MHz	+25°C	V		0.02			0.02		%
Differential Phase	4.4 MHz	+25°C	V		0.02			0.02		Degrees

Parameter	Conditions	Temp	Test Level	AD9620AD			AD9620SD			Units
				Min	Typ	Max	Min	Typ	Max	
POWER SUPPLY REQUIREMENTS										
Quiescent Current										
+I _S	+V _S = +5 V	Full	VI	40	48		40	48		mA
-I _S	-V _S = -5 V	Full	VI	40	48		40	48		mA

NOTES

¹Absolute maximum ratings are limiting values to be applied individually, and beyond which the serviceability of the circuit may be impaired. Functional operability is not necessarily implied. Exposure to absolute maximum rating conditions for an extended period of time may affect device reliability.

²Output is short-circuit protected to ground, but not to supplies. Continuous short circuit to ground may affect device reliability.

³Typical side-brazed thermal impedances (part soldered onto board): $\theta_{JA} = 110^{\circ}\text{C/W}$; $\theta_{JC} = 20^{\circ}\text{C/W}$.

⁴External capacitor of AD9620 is attached with 62 Sn/36 Pb/2 Ag solder. Board attachment temperatures should be reviewed to insure the capacitor does not reflow during board mounting.


Specifications subject to change without notice.

EXPLANATION OF TEST LEVELS**Test Level**

- I – 100% production tested.
- II – 100% production tested at +25°C, and sample tested at specified temperatures.
- III – Sample tested only.
- IV – Parameter is guaranteed by design and characterization testing.
- V – Parameter is a typical value only.
- VI – All devices are 100% production tested at +25°C. 100% production tested at temperature extremes for extended temperature devices; sample tested at temperature extremes for commercial/industrial devices.


AD9620 DIE LAYOUT

60 (length) × 50 (width) × 15 (height) mils

**ORDERING GUIDE**

Model	Temperature Range	Package Description	Package Option*
AD9620AD	-40°C to +85°C	8-Pin DIP	D-8
AD9620SD	-55°C to +125°C	8-Pin DIP	D-8
AD9620 Chips	+25°C	Dice	

*For outline information see Package Information section.



AD9620 Bonding Diagram

THEORY OF OPERATION

The AD9620 is a wide bandwidth, unity gain buffer amplifier that utilizes innovative (patent pending) voltage feedback architecture. Large loop gain and high slew rate significantly improve dc linearity and large signal bandwidth when compared with that achieved with more conventional designs.

Its large-signal bandwidth compares favorably with competitive devices of open-loop design without their limitations. Open-loop devices often sacrifice dc linearity and introduce frequency distortion when driving low load impedances; the AD9620 does not. Its design yields low distortion products that are relatively constant for any resistive load greater than 50 ohms.

The AD9620 will satisfy any high performance analog signal processing application requiring isolation or current boosting between the signal source and load. Its combination of high input resistance and low capacitance, dc precision, and exceptional dynamic characteristics sets a new standard in performance that has no equal.

Excessive peaking may occur when using the AD9620 to directly drive loads with more than 3 pF of capacitance. To prevent this, a small value of resistance (R_S) should be placed in series with

AD9620

the buffer output. The following figure shows various values of R_S as a function of capacitive load.




Figure 1. Recommended R_S vs. C_L

When the recommended series resistor is used, the AD9620 will have optimum frequency response, as shown in Figure 2.




Figure 2. Frequency Response vs. C_L with Recommended R_S

Capacitive loads up to 50 pF can be driven with minimal degradation in pulse response with R_S equal to approximately 12 ohms.

The output stage has short-circuit protection to ground, but average load currents greater than 70 mA may reduce device reliability. The output driver will shut down if more than approximately 130 mA of instantaneous sink or source current is flowing. This ensures that output clipping will not occur during high slew conditions when driving capacitive loads.

LAYOUT CONSIDERATIONS

Although the AD9620AD/SD is housed in a specially designed package with built-in decoupling capacitors, the layout of the circuit containing the buffer requires careful attention. Without it, dynamic performance may be less than desired.

Optimum performance depends on connecting all of the supply pins and ground pins of the AD9620. If they are not connected, the inherent benefits of the buffer's special package will not be realized.

A two-ounce copper ground plane on the component side of the board is recommended. It should cover as much of the board as possible with appropriate openings for supply decoupling capacitors and for load and source resistors.

Settling time and ac performance will be optimized with surface mount 0.1 μ F supply decoupling capacitors. These should be located within 50 mils of their corresponding device pins, with the opposite side of the capacitor soldered directly to the ground plane.




Figure 3. AD9620 Application Circuit (Ceramic DIP)


If surface mount capacitors cannot be used, radial lead ceramic capacitors with lead lengths less than 30 mils are recommended. Low frequency power supply decoupling is also necessary and can be accomplished with 4.7 μ F tantalum capacitors mounted within 0.5 inch of the voltage supply pins. The interaction of the series inductance of the tantalum capacitor with the 0.1 μ F decoupling capacitor and the supply leads may cause high frequency oscillations at the output. These can be eliminated with a ferrite bead mounted between the tantalum and ceramic capacitors.

Connections to the AD9620 should be as short as possible. If either the source circuit or the driven circuit is further than one inch from the buffer, the printed circuit board (PCB) line impedances should be matched to the buffer input and output resistances. Basic microstrip techniques should be observed. The input termination resistor (R_{IN}) and R_S should both be connected as close to the AD9620 as possible.


Its performance characteristics allow the AD9620 to drive terminated cables directly without the use of an output termination resistor for many applications. When used, termination resistors (R_S and R_{IN}) can be either carbon composition or microwave types. When matching characteristic impedances, precision microwave resistors with tolerance of 1% or better are recommended.

The AD9620 should be soldered directly to the PCB with minimum vertical clearance. The use of zero-insertion sockets is discouraged because of their high pin reactances. Use of this type socket will result in peaking and possibly induce oscillation. If sockets must be used for test or prototyping purposes, individual pin sockets such as the AMP 6-330808 series are recommended.


Typical Performance Curves—AD9620



Endpoint DC Linearity Error




Input Impedance




Output Impedance


2




PSRR vs. Frequency




Two-Tone Intermodulation Distortion




Offset Voltage and Bias Current vs. Temperature (Worst Case)



Forward Gain and Phase




Frequency Response vs. R_{LOAD}




Small-Signal Pulse Response


AD9620




Large-Signal Pulse Response




Short-Term Settling Time



Long-Term Settling Time



Harmonic Distortion vs. Frequency



Harmonic Distortion vs. Frequency