SN74LVC841 10-BIT BUS-INTERFACE D-TYPE LATCH WITH 3-STATE OUTPUTS

DB, DW, OR PW PACKAGE (TOP VIEW)

SCAS307 - MARCH 1993 - REVISED MARCH 1994

- EPIC™ (Enhanced-Performance Implanted CMOS) Submicron Process
- Typical V_{OLP} (Output Ground Bounce)
 0.8 V at V_{CC} = 3.3 V, T_A = 25°C
- Typical V_{OHV} (Output V_{OH} Undershoot)
 2 V at V_{CC} = 3.3 V, T_A = 25°C
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages

OE [24 1 V_{CC} 1D 23 🛭 1 Q 2D 🛛 3 22 2 2Q 3D **1**4 21 3Q 4D 🛮 5 20 4Q 5D [19 🛮 5Q 6 6D [18 6Q 7D [8 17 **1**7 Q 8D 🛮 9 16 🛮 8Q 9D **∏**10 15 9Q 14 10Q 10D II 11 13 LE GND 1 12

description

This 10-bit bus-interface D-type latch is designed for 2.7-V to 3.6-V V_{CC} operation.

The SN74LVC841 is designed specifically for driving highly capacitive or relatively low-impedance loads. It is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The ten latches are transparent D-type latches. The device has noninverting data (D) inputs and provides true data at its outputs.

A buffered output-enable (\overline{OE}) input can be used to place the ten outputs in either a normal logic state (high or low levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components.

The output-enable (\overline{OE}) input does not affect the internal operations of the latch. Previously stored data can be retained or new data can be entered while the outputs are in the high-impedance state.

The SN74LVC841 is characterized for operation from -40°C to 85°C.

FUNCTION TABLE

INPUTS			OUTPUT		
ŌĒ	LE	D	Q		
L	H	Н	Н		
L	Н	L	L		
L	L	Χ	Q ₀		
Н	Χ	Х	Z		

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCT PREVIEW Information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Taxas instruments reserves the right to change or discontinue these products without notice.



Copyright © 1994, Texas Instruments Incorporated




7-151

logic symbol[†]

OE LE	13	EN C1		
1D	2	1D ▷	23 23	1Q
2D	3		22	2Q
ЗD	5		21 20	3Q
4D	6		19	4Q
5D	7		18	5Q
6D	8		17	6Q
7D	9		16	7Q
8D	10		15	8Q
9D	11		14	9Q
10D				10Q

† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



8961723 0100559 T95 **...**



7-152

PRODUCT PREVIEW

POST OFFICE BOX 655303 ● DALLAS, TEXAS 75265

SN74LVC841 10-BIT BUS-INTERFACE D-TYPE LATCH WITH 3-STATE OUTPUTS

SCAS307 - MARCH 1993 - REVISED MARCH 1994

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	0.5 V to 4.6 V
Input voltage range, V _I	0.5 V to 4.6 V
Output voltage range, VO (see Note 1)	$-0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Input clamp current, $I_{IK}(V_I < 0)$	– 50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, $I_O(V_O = 0 \text{ to } V_{CC})$	±50 mA
Continuous current through V _{CC} or GND	±100 mA
Maximum power dissipation at T _A = 55°C (in still air): DB package	0.65 W
DW package	1.7 W
PW package	0.7 W
Storage temperature range	65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: This value is limited to 4.6 V maximum.

recommended operating conditions (see Note 2)

			MIN	MAX	UNIT
Vcc	Supply voltage		2.7	3.6	٧
VIH	High-level input voltage	V _{CC} = 2.7 V to 3.6 V	2		V
ViL	Low-level input voltage	V _{CC} = 2.7 V to 3.6 V		0.8	V
VI	Input voltage		0	Vcc	V
٧o	Output voltage		0	Vcc	٧
ЮН	High-level output current	V _{CC} = 2.7 V		-12	
·OH		V _{CC} = 3 V		-24	mA
loL	Low-level output current	V _{CC} = 2.7 V		12	
ÖL		V _{CC} = 3 V		24	mA
Δt/Δν	Input transition rise or fall rate		0	10	ns/V
TA	Operating free-air temperature		-40	85	°C

NOTE 2: Unused or floating inputs must be held high or low.





POST OFFICE BOX 655303 ● DALLAS, TEXAS 75265

SN74LVC841 10-BIT BUS-INTERFACE D-TYPE LATCH WITH 3-STATE OUTPUTS SCAS307 - MARCH 1993 - REVISED MARCH 1994

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

			T _A = -40°C to 85°C		UNIT
PARAMETER	TEST CONDITIONS	v _{cc} †	MIN	MAX	UNII
	I _{OH} = -100 μA	MIN to MAX	V _{CC} -0.2		v
		2.7 V	2.2		
VOH	$I_{OH} = -12 \text{ mA}$	3 V	2.4		
	I _{OH} = -24 mA	3 V	2		
	I _{OL} = 100 μA	MIN to MAX		0.2	٧
VOL	I _{OL} = 12 mA	2.7 V		0.4	
· OL	I _{OL} = 24 mA	3 V		0.55	
lı .	V _I = V _{CC} or GND	3.6 V		±5	μΑ
loz	VO = VCC or GND	3.6 V		±10	μА
ICC	$V_I = V_{CC}$ or GND, $I_O = 0$	3.6 V		20	μА
ΔICC	V _{CC} = 3 V to 3.6 V, One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND			500	μА
Ci	V _I = V _{CC} or GND	3.3 V			pF
Co	V _O = V _{CC} or GND	3.3 V			pF

[†] For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.

8961723 0100561 643 📟

7-154

POST OFFICE BOX 655303 ● DALLAS, TEXAS 75265