

September 2012

### **FDPC8011S**

## PowerTrench® Power Clip 25V Asymmetric Dual N-Channel MOSFET

#### **Features**

Q1: N-Channel

■ Max  $r_{DS(on)} = 7.3 \text{ m}\Omega$  at  $V_{GS} = 4.5 \text{ V}$ ,  $I_D = 12 \text{ A}$ 

Q2: N-Channel

- Max  $r_{DS(on)} = 2.1 \text{ m}\Omega$  at  $V_{GS} = 4.5 \text{ V}$ ,  $I_D = 24 \text{ A}$
- Low inductance packaging shortens rise/fall times, resulting in lower switching losses
- MOSFET integration enables optimum layout for lower circuit inductance and reduced switch node ringing
- RoHS Compliant




#### **General Description**

This device includes two specialized N-Channel MOSFETs in a dual package. The switch node has been internally connected to enable easy placement and routing of synchronous buck converters. The control MOSFET (Q1) and synchronous SyncFET<sup>TM</sup> (Q2) have been designed to provide optimal power efficiency.

#### **Applications**

- Computing
- Communications
- General Purpose Point of Load



#### MOSFET Maximum Ratings T<sub>A</sub> = 25 °C unless otherwise noted

Symbol	Parameter		Q1	Q2	Units
$V_{DS}$	Drain to Source Voltage		25	25	V
$V_{GS}$	Gate to Source Voltage		12	12	V
	Drain Current -Continuous (Package limited)	T <sub>C</sub> = 25 °C	20	60	
I <sub>D</sub>	-Continuous	T <sub>A</sub> = 25 °C	13 <sup>1a</sup>	27 <sup>1b</sup>	Α
	-Pulsed		40	120	
E <sub>AS</sub>	Single Pulse Avalanche Energy	(Note 3)	21	97	mJ
D	Power Dissipation for Single Operation T <sub>A</sub> =		1.6 <sup>1a</sup>	2.0 <sup>1b</sup>	W
$P_{D}$	Power Dissipation for Single Operation $T_A = 25  ^{\circ}\text{C}$		0.8 <sup>1c</sup>	0.9 <sup>1d</sup>	VV
$T_J, T_{STG}$	Operating and Storage Junction Temperature Range		-55 to	+150	°C

#### **Thermal Characteristics**

$R_{\theta JA}$	Thermal Resistance, Junction to Ambient	77 <sup>1a</sup>	63 <sup>1b</sup>	
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient	151 <sup>1c</sup>	135 <sup>1d</sup>	°C/W
$R_{\theta JC}$	Thermal Resistance, Junction to Case	5.0	3.5	

#### **Package Marking and Ordering Information**

Device Marking	Device	Package	Reel Size	Tape Width	Quantity
13OD/15OD	FDPC8011S	Power Clip 33	13 "	12 mm	3000 units

### **Electrical Characteristics** $T_J = 25$ °C unless otherwise noted

Symbol	Parameter	Test Conditions	Туре	Min	Тур	Max	Units
Off Chara	ncteristics						
5	$I_D = 250 \mu A, V_{GS} = 0 V$	Q1	25			V	
DVDSS	BV <sub>DSS</sub> Drain to Source Breakdown Voltage	$I_D = 1 \text{ mA}, V_{GS} = 0 \text{ V}$	Q2	25			V
$\Delta BV_{DSS}$	Breakdown Voltage Temperature	I <sub>D</sub> = 250 μA, referenced to 25 °C	Q1		14		mV/°C
$\Delta T_{J}$	Coefficient	I <sub>D</sub> = 10 mA, referenced to 25 °C	Q2		24		IIIV/ C
	Zara Cata Valtaga Drain Current	V <sub>DS</sub> = 20 V, V <sub>GS</sub> = 0 V	Q1			1	μΑ
IDSS	Zero Gate Voltage Drain Current	V <sub>DS</sub> = 20 V, V <sub>GS</sub> = 0 V	Q2			500	μΑ
	Gate to Source Leakage Current,	V <sub>GS</sub> = 12 V/-8 V, V <sub>DS</sub> = 0 V	Q1			±100	nA
IGSS	Forward	$V_{GS} = 12 \text{ V/-8 V}, V_{DS} = 0 \text{ V}$	Q2			±100	nA

#### **On Characteristics**

V <sub>GS(th)</sub>	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}$ , $I_D = 250 \mu A$	Q1	0.8	1.2	2.2	V
GG(III)	3	$V_{GS} = V_{DS}, I_D = 1 \text{ mA}$	Q2	1.1	1.4	2.2	
$\Delta V_{GS(th)}$	Gate to Source Threshold Voltage	$I_D = 250 \mu A$ , referenced to 25 °C	Q1		-4		mV/°C
$\Delta T_{J}$	Temperature Coefficient	I <sub>D</sub> = 10 mA, referenced to 25 °C	Q2		-3		IIIV/ C
		$V_{GS} = 10 \text{ V}, I_D = 13 \text{ A}$			4.6	6.0	
		$V_{GS} = 4.5 \text{ V}, I_D = 12 \text{ A}$	Q1		5.4	7.3	
r	Drain to Source On Resistance	$V_{GS} = 10 \text{ V}, I_D = 13 \text{ A}, T_J = 125 \text{ °C}$			5.6	7.3	mΩ
r <sub>DS(on)</sub>	Dialii to Source Off Resistance	$V_{GS} = 10 \text{ V}, I_D = 27 \text{ A}$			1.2	1.8	11152
		$V_{GS} = 4.5 \text{ V}, I_D = 24 \text{ A}$	Q2		1.4	2.1	
		$V_{GS} = 10 \text{ V}, I_D = 27 \text{ A}, T_J = 125 \text{ °C}$			1.7	2.4	
<b>a</b>	Forward Transconductance	$V_{DS} = 5 \text{ V}, I_{D} = 13 \text{ A}$	Q1		97		S
9 <sub>FS</sub>	Torward Transconductance	$V_{DS} = 5 \text{ V}, I_{D} = 27 \text{ A}$	Q2		231		3

#### **Dynamic Characteristics**

-					
C <sub>iss</sub>	Input Capacitance	Q1: V <sub>DS</sub> = 13 V, V <sub>GS</sub> = 0 V, f = 1 MHZ	Q1 Q2	1240 4335	pF
C <sub>oss</sub>	Output Capacitance	Q2:	Q1 Q2	332 1126	pF
C <sub>rss</sub>	Reverse Transfer Capacitance	$V_{DS} = 13 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHZ}$	Q1 Q2	49 143	pF
$R_g$	Gate Resistance		Q1 Q2	0.4 0.5	Ω

### **Switching Characteristics**


t <sub>d(on)</sub>	Turn-On Delay Time			Q1 Q2	7 13	ns
t <sub>r</sub>	Rise Time	Q1: V <sub>DD</sub> = 13 V, I <sub>D</sub> = 13	B A, $R_{GEN} = 6 \Omega$	Q1 Q2	2 5	ns
t <sub>d(off)</sub>	Turn-Off Delay Time	Q2:	7 A Roow = 6 O	Q1 Q2	20 38	ns
t <sub>f</sub>	Fall Time	VDD = 13 V, 1D = 21	$V_{DD} = 13 \text{ V}, I_{D} = 27 \text{ A}, R_{GEN} = 6 \Omega$		2 4	ns
Qg	Total Gate Charge	V <sub>GS</sub> = 0 V to 10 V		Q1 Q2	19 64	nC
Qg	Total Gate Charge	V <sub>GS</sub> = 0 V to 4.5 V	$V_{DD} = 13 \text{ V},$ $I_{D} = 13 \text{ A}$	Q1 Q2	9 30	nC
Q <sub>gs</sub>	Gate to Source Gate Charge		Q2 V <sub>DD</sub> = 13 V,	Q1 Q2	2.6 9.3	nC
$Q_{gd}$	Gate to Drain "Miller" Charge		$I_{D} = 27 \text{ A}$	Q1 Q2	2.3 7.7	nC

### **Electrical Characteristics** $T_J = 25$ °C unless otherwise noted


Symbol	Parameter	Test Conditions	Туре	Min	Тур	Max	Units	
Drain-Sou	Orain-Source Diode Characteristics							
V <sub>SD</sub>	Source to Drain Diode Forward Voltage	$V_{GS} = 0 \text{ V}, I_S = 13 \text{ A}$ (Note 2) $V_{GS} = 0 \text{ V}, I_S = 27 \text{ A}$ (Note 2)	Q1 Q2		0.8 0.8	1.2 1.2	V	
t <sub>rr</sub>	Reverse Recovery Time	Q1 I <sub>F</sub> = 13 A, di/dt = 100 A/μs	Q1 Q2		22 30		ns	
Q <sub>rr</sub>	Reverse Recovery Charge	Q2 $I_F = 27 \text{ A}, \text{ di/dt} = 300 \text{ A/}\mu\text{s}$	Q1 Q2		8 32		nC	

#### Notes:


 $1.R_{\theta,JA}$  is determined with the device mounted on a 1 in<sup>2</sup> pad 2 oz copper pad on a 1.5 x 1.5 in. board of FR-4 material.  $R_{\theta,JC}$  is guaranteed by design while  $R_{\theta,CA}$  is determined by the user's board design.




a. 77 °C/W when mounted on a 1 in<sup>2</sup> pad of 2 oz copper



b. 63 °C/W when mounted on a 1 in² pad of 2 oz copper



c. 151 °C/W when mounted on a minimum pad of 2 oz copper



d. 135 °C/W when mounted on a minimum pad of 2 oz copper

- 2 Pulse Test: Pulse Width < 300  $\mu s,$  Duty cycle < 2.0%.
- 3. Q1 :EAS of 21 mJ is based on starting  $T_J = 25$  °C; N-ch: L = 1.2 mH,  $I_{AS} = 6$  A,  $V_{DD} = 23$  V,  $V_{GS} = 10$  V. 100% test at L= 0.1 mH,  $I_{AS} = 14.5$  A. Q2: EAS of 97 mJ is based on starting  $T_J = 25$  °C; N-ch: L = 0.6 mH,  $I_{AS} = 18$  A,  $V_{DD} = 23$  V,  $V_{GS} = 10$  V. 100% test at L= 0.1 mH,  $I_{AS} = 32.9$  A.

### Typical Characteristics (Q1 N-Channel) T<sub>J</sub> = 25 °C unless otherwise noted




Figure 1. On Region Characteristics




Figure 2. Normalized On-Resistance vs Drain Current and Gate Voltage




Figure 3. Normalized On Resistance vs Junction Temperature




Figure 4. On-Resistance vs Gate to Source Voltage




Figure 5. Transfer Characteristics




Figure 6. Source to Drain Diode Forward Voltage vs Source Current

### Typical Characteristics (Q1 N-Channel) T<sub>J</sub> = 25 °C unless otherwise noted




Figure 7. Gate Charge Characteristics




Figure 9. Unclamped Inductive Switching Capability




Figure 11. Forward Bias Safe Operating Area




Figure 8. Capacitance vs Drain to Source Voltage




Figure 10. Maximum Continuous Drain Current vs. Ambient Temperature




Figure 12. Single Pulse Maximum Power Dissipation

### Typical Characteristics (Q1 N-Channel) T<sub>J</sub> = 25 °C unless otherwise noted




Figure 13. Junction-to-Ambient Transient Thermal Response Curve

### Typical Characteristics (Q2 N-Channel) T<sub>J</sub> = 25 °C unlenss otherwise noted





Figure 14. On-Region Characteristics



**Current and Gate Voltage** 




Figure 16. Normalized On-Resistance vs Junction Temperature




Figure 17. On-Resistance vs Gate to **Source Voltage** 




Figure 18. Transfer Characteristics




Figure 19. Source to Drain Diode **Forward Voltage vs Source Current** 

#### Typical Characteristics (Q2 N-Channel) T<sub>J</sub> = 25 °C unlenss otherwise noted




Figure 20. Gate Charge Characteristics




Figure 22. Unclamped Inductive Switching Capability




Figure 24. Forward Bias Safe Operating Area




Figure 21. Capacitance vs Drain to Source Voltage




Figure 23. Maximum Continuouns Drain Current vs Ambient Temperature




Figure 25. Single Pulse Maximum Power Dissipation

### Typical Characteristics (Q2 N-Channel) $T_J = 25$ °C unlenss otherwise noted





Figure 26. Junction-to-Ambient Transient Thermal Response Curve

### Typical Characteristics (continued)

# SyncFET<sup>TM</sup> Schottky body diode Characteristics

Fairchild's SyncFET<sup>TM</sup> process embeds a Schottky diode in parallel with PowerTrench MOSFET. This diode exhibits similar characteristics to a discrete external Schottky diode in parallel with a MOSFET. Figure 27 shows the reverse recovery characteristic of the FDPC8011S.

Schottky barrier diodes exhibit significant leakage at high temperature and high reverse voltage. This will increase the power in the device.






Figure 27. FDPC8011S SyncFET<sup>TM</sup> body diode reverse recovery characteristic

Figure 28. SyncFET<sup>TM</sup> body diode reverse leakage versus drain-source voltage

### **Application Information**

#### Typical Application Diagram (Synchronous Rectifier Buck Converter)




Figure 1.Power Clip in Buck Converter Topology

As shown in Figure 1, in the Power Clip package Q1 is the High Side MOSFET (Control MOSFET) and Q2 is the Low Side MOSFET (Synchronous MOSFET). Figure 2 below shows the package pin out. The blue overlay on the drawing indicates a typical PCB land pattern for the part.




Figure 2.Top View of Power Clip

Table 1 Pin Information shows the name and description of each pin.

	PIN	Description
Number	Name	Description
1	HSG	Gate signal input of Q1 Gate
2,3,4	SW	Switch or Phase node, Source of Q1 and Drain of Q2
5,6,PAD 10	GND,GND(LSS) PAD	Ground, Source of Q2
7	LSG	Gate signal input of Q2 Gate
8,PAD 9	V+, V+(HSD) PAD	Input voltage of SR Buck converter, Drain of Q1

**Table 1. Pin Information** 

#### **Recommended PCB Layout Guidelines**

As a PCB designer, it is necessary to address critical issues in layout to minimize losses and optimize the performance of the power train. Power Clip is a high power density solution and all high current flow paths, such as V+(HSD), SW and GND(LSS) should be short and wide for minimal resistance and inductance. V+(HSD) and GND(LSS) are the primary heat flow paths for the Power Clip. A recommended layout procedure is discussed below to maximize the electrical and thermal performance of the part.




Figure 3.Top/Component (green) View and Bottom (red) PCB View

#### Following is a guideline, not a requirement which the PCB designer should consider.


Figure 3 shows an example of a well designed layout. The discussion that follows summarizes the key features of this layout.

- "The input ceramic bypass capacitor between VIN and GND should be placed as close as possible to the pins V+ / V+(HSD) PAD and GND / GND(LSS) PAD to help reduce parasitic inductance and high frequency ringing. Several capacitors may be placed in parallel, and capacitors may be placed on both the top and bottom side of the board. The capacitor located immediately adjacent to the Power Clip will be the most effective at reducing HF parasitic. Caps located farther away, or on the opposite side of the board will also assist, but will be less effective due to increased trace inductance.
- "The Power Clip package design, with very short distance between pins V+ and GND, allows for a short connect distance to the input cap. This is a factor that enables the Power Clip switch loop to have very low parasitic inductance.
- "Use large copper areas on the component side to connect the V+ pin and V+ (HSD) pad, and the GND and GND(LSS) PAD.
- "The SW to inductor copper trace is a high current path. It will also be a high noise region due to switching voltage transients. The trace should be short and wide to enable a low resistance path and to minimize the size of the noise region. Care should be taken to minimize coupling of this trace to adjacent traces. The layout in Figure 3 shows a good example of this short, wide path.
- "The Power Trench® Technology MOSFETs used in the Power Clip are effective at minimizing SW node ringing. They incorporate a proprietary design¹ that minimizes the peak overshoot ring voltage on the switch node (SW). They allow the part to operate well within the breakdown voltage limits. For most layouts, this eliminates the need to add an external snubber circuit. If the designer chooses to use an RC snubber, it should be placed close to the part between the SW pins and GND / GND (LSS) PAD to dampen the high frequency ringing.
- "The Driver IC should be placed relatively closed to HSG pin and LSG pin to minimize G drive trace inductance. Excessive G trace length may slow the switching speed of the HS drive. And it may lead to excessive ringing on the LS G. If the designer must place the driver a significant distance away from the Power Clip, it would be a good practice to include a 0 Ohm resistor in the LS G path as a place holder. In the final design, if the LS G exhibits excessive LF ringing, efficiency can often be improved by changing this resistor to a few Ohms to dampen the LS G LF ringing.
- "The Power Clip has very good Junction-PCB heat transfer from all power pins. It has much better heat transfer Junction-GND (LSS) than traditional dual FET packages. In most cases, board ground will be the most effective heat transfer path on the PCB. Use a large copper area between GND / GND(LSS)PAD pins and board ground. To ensure the best thermal and electrical connection to ground, we recommend using multiple vias to interconnect ground plane layers as shown in Figure 3.

<sup>1.</sup>Patent Pending

'Avoid using nar	row thermal relief tra	ces on the V+/V+	(HSD) PAD and Gi	ND / GND(LSS)PAD	pins. These will increa	se HF switch
loop inductance.	And these will incre	ease ringing of the	HF power loop and	I the SW node.		

### **Dimensional Outline and Pad Layout**







#### TRADEMARKS

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

2Cool™ AccuPower™ AX-CAP<sup>TM\*</sup>
BitSiC<sup>®</sup> Build it Now™ CorePLUS™ CorePOWER™  $CROSSVOLT^{TM}$ CTL™ Current Transfer Logic™ DEUXPEED® Dual Cool™ EcoSPARK® EfficentMax™ **ESBC™** 

Fairchild<sup>®</sup> Fairchild Semiconductor® FACT Quiet Series™ FACT<sup>®</sup> FAST® FastvCore™ FETBench™ FlashWriter® \*

F-PFS™ FRFET® Global Power Resource<sup>SM</sup> Green Bridge™

Green FPS™ Green FPS™ e-Series™ Gmax™

GTO™ IntelliMAX™ ISOPLANAR™

Marking Small Speakers Sound Louder and Better™

MegaBuck™ MICROCOUPLER™ MicroFET™ MicroPak™ MicroPak2™

MillerDrive™ MotionMax™ Motion-SPM™ mWSaver™ OptoHiT™ OPTOLOGIC® OPTOPLANAR®

PowerTrench® PowerXS<sup>TM</sup>

Programmable Active Droop™ QFET®

QSTM Quiet Series™ RapidConfigure™

Saving our world, 1mW/W/kW at a time™

SignalWise™ SmartMax™ SMART START™

Solutions for Your Success™

SPM<sup>®</sup> STEALTH™ SuperFET® SuperSOT™-3 SuperSOT™-6 SuperSOT™-8

SupreMOS<sup>®</sup> SyncFET™ Sync-Lock™ SYSTEM ®\* The Power Franchise®

bwer tranchise TinyBoost™ TinyBuck™ TinyCalc™ TinyLogic<sup>®</sup> TINYOPTO™ TinyPower™ TinyPWM™ TinyWire™ TranSiC® TriFault Detect™ TRUECURRENT®\* uSerDes™

UHC<sup>®</sup> Ultra FRFET™ UniFET™ VCX™ VisualMax™ VoltagePlus™ XSTM

\*Trademarks of System General Corporation, used under license by Fairchild Semiconductor.

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE ' ODUCTS.

LIFE SUPPORT POLICY
FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE
EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness

#### ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.Fairchildsemi.com, under Sales Support.

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufactures of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed application, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handing and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address and warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

#### PRODUCT STATUS DEFINITIONS **Definition of Terms**

Datasheet Identification	Product Status	Definition
Advance Information	Formative / In Design	Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.
Obsolete	Not In Production	Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.

Rev. I61