

# **PCA9561**

# Quad 6-bit multiplexed I<sup>2</sup>C-bus EEPROM DIP switch

Rev. 4 — 6 November 2012

**Product data sheet** 

## 1. General description

The PCA9561 is a 20-pin CMOS device consisting of four 6-bit non-volatile EEPROM registers, six hardware pin inputs and a 6-bit multiplexed output. It is used for DIP switch-free or jumper-less system configuration and supports Mobile and Desktop VID Configuration, where five preset values (four sets of internal non-volatile registers and one set of external hardware pins) set processor voltage for operation in various performance or battery conservation sleep modes. The PCA9561 is also useful in server and telecommunications/networking applications when used to replace DIP switches or jumpers, since the settings can be easily changed via I<sup>2</sup>C-bus/SMBus without having to power down the equipment to open the cabinet. The non-volatile memory retains the most current setting selected before the power is turned off.

The PCA9561 typically resides between the CPU and Voltage Regulator Module (VRM) when used for CPU VID (Voltage IDentification code) configuration. It is used to bypass the CPU-defined VID values and provide a different set of VID values to the VRM, if an increase in the CPU voltage is desired. An increase in CPU voltage combined with an increase in CPU frequency leads to a performance boost of up to 7.5 %. Lower CPU voltage reduces power consumption. The main advantage of the PCA9561 over older devices, such as the PCA9559 or PCA9560, is that it contains four internal non-volatile EEPROM registers instead of just one or two, allowing five independent settings which allows a more accurate CPU voltage tuning depending on specific applications.

The PCA9561 has two address pins, allowing up to four devices to be placed on the same  $I^2C$ -bus or SMBus.

#### 2. Features and benefits

- Selection of non-volatile register\_n as source to MUX\_OUT pins via I<sup>2</sup>C-bus
- I<sup>2</sup>C-bus can override MUX\_SELECT pin in selecting output source
- 6-bit 5-to-1 multiplexer DIP switch
- Four internal non-volatile registers
- Internal non-volatile registers programmable and readable via I<sup>2</sup>C-bus
- Six open-drain multiplexed outputs
- 400 kHz maximum clock frequency
- Operating supply voltage 3.0 V to 3.6 V
- 5 V and 2.5 V tolerant inputs/outputs
- Useful for Speed Step configuration of laptop computer
- Two address pins, allowing up to four devices on the I<sup>2</sup>C-bus
- MUX IN values readable via l<sup>2</sup>C-bus



## Quad 6-bit multiplexed I<sup>2</sup>C-bus EEPROM DIP switch

- ESD protection exceeds 200 V HBM per JESD22-A114 and 1000 V CDM per JESD22-C101
- Latch-up testing is done to JESDEC Standard JESD78 which exceeds 100 mA

## 3. Ordering information

#### Table 1. Ordering information

 $T_{amb} = -40 \, ^{\circ}\text{C} \text{ to } +85 \, ^{\circ}\text{C}.$ 

Type number	Topside marking	Package	Package					
		Name	Description	Version				
PCA9561PW	PCA9561	TSSOP20	plastic thin shrink small outline package; 20 leads; body width 4.4 mm	SOT360-1				


## 3.1 Ordering options

#### Table 2. Ordering options

Type number	Orderable part number	Package	Packing method	Minimum order quantity	Temperature
PCA9561PW	PCA9561PW,118	TSSOP20	Reel pack, SMD, 13-inch	2500	$T_{amb} = -40  ^{\circ}\text{C} \text{ to } +85  ^{\circ}\text{C}$
	PCA9561PW,112	TSSOP20	Tube, Bulk	1875	$T_{amb} = -40  ^{\circ}\text{C} \text{ to } +85  ^{\circ}\text{C}$

## Quad 6-bit multiplexed I<sup>2</sup>C-bus EEPROM DIP switch


## 4. Block diagram



## Quad 6-bit multiplexed I<sup>2</sup>C-bus EEPROM DIP switch

## 5. Pinning information

## 5.1 Pinning



## 5.2 Pin description

Table 3. Pin description

Symbol	Pin	Description
SCL	1	serial I <sup>2</sup> C-bus clock line
SDA	2	serial bidirectional I <sup>2</sup> C-bus data line
A0	3	address 0
MUX_IN_A	4	external input A to multiplexer
MUX_IN_B	5	external input B to multiplexer
MUX_IN_C	6	external input C to multiplexer
MUX_IN_D	7	external input D to multiplexer
MUX_IN_E	8	external input E to multiplexer
MUX_IN_F	9	external input F to multiplexer
V <sub>SS</sub>	10	ground
MUX_SELECT	11	selects MUX_IN_X inputs or EEPROM register contents for MUX_OUT_X outputs
MUX_OUT_F	12	open-drain multiplexed output F
MUX_OUT_E	13	open-drain multiplexed output E
MUX_OUT_D	14	open-drain multiplexed output D
MUX_OUT_C	15	open-drain multiplexed output C
MUX_OUT_B	16	open-drain multiplexed output B
MUX_OUT_A	17	open-drain multiplexed output A
A1	18	address 1
WP	19	non-volatile register write-protect
$V_{DD}$	20	supply voltage (3.0 V to 3.6 V)

## Quad 6-bit multiplexed I<sup>2</sup>C-bus EEPROM DIP switch


## 6. Functional description

Refer to Figure 1 "Block diagram of PCA9561".

#### 6.1 Device address


Following a START condition the bus master must output the address of the slave it is accessing. The address of the PCA9561 is shown in <a href="Figure 3">Figure 3</a>. To conserve power, no internal pull-up resistors are incorporated on the hardware selectable address pins and they must be pulled HIGH or LOW.

The last bit of the slave address byte defines the operation to be performed. When set to logic 1 a read is selected, while a logic 0 selects a write operation.



### 6.2 Control register

Following the successful acknowledgement of the slave address, the bus master will send a byte to the PCA9561, which will be stored in the Control register. This register can be written and read via the I<sup>2</sup>C-bus.



## 6.2.1 Control register definition

Following the address and acknowledge bit with logic 0 in the read/write bit, the first byte written is the command byte. If the command byte is reserved and therefore not valid, it will not be acknowledged. Only valid command bytes will be acknowledged.

Table 4. Address register

D7	D6	D5	D4	D3	D2	D1	D0	Register name	Туре	Register function
0	0	0	0	0	0	0	0	EEPROM_0	read/write	EEPROM byte 0 register
0	0	0	0	0	0	0	1	EEPROM_1	read/write	EEPROM byte 1 register
0	0	0	0	0	0	1	0	EEPROM_2	read/write	EEPROM byte 2 register
0	0	0	0	0	0	1	1	EEPROM_3	read/write	EEPROM byte 3 register
1	1	1	1	1	1	1	1	MUX_IN	read	MUX_IN values register

## Quad 6-bit multiplexed I<sup>2</sup>C-bus EEPROM DIP switch

**Table 5. Commands register** *All other combinations are reserved.* 

		С	ommai	nd valu	ie			Command	function
D7	D6	D5	D4	D3	D2	D1	D0	MUX_SELECT = 1	MUX_SELECT = 0
1	1	1	1	0	0	0	0	EEPROM byte 0	EEPROM byte 0
1	1	1	1	0	1	0	0	EEPROM byte 1	EEPROM byte 1
1	1	1	1	1	0	0	0	EEPROM byte 2	EEPROM byte 2
1	1	1	1	1	1	0	0	EEPROM byte 3	EEPROM byte 3
1	1	1	1	0	0	0	1	MUX_IN	EEPROM byte 0
1	1	1	1	0	1	0	1	MUX_IN	EEPROM byte 1
1	1	1	1	1	0	0	1	MUX_IN	EEPROM byte 2
1	1	1	1	1	1	0	1	MUX_IN	EEPROM byte 3
1	1	1	1	Χ	Χ	1	0	MUX_IN	MUX_IN

## 6.3 Register description

If the Control register byte is an EEPROM address, the next byte will be programmed into that EEPROM address on the following STOP condition, if WP is logic 0. If more than one byte is sent sequentially, the second byte will be written in the other volatile register, on the following STOP condition. Up to four bytes can be sent sequentially. If any more data bytes are sent after the fourth byte, they will not be acknowledged and no bytes will be written to the non-volatile registers. After a byte is read from or written to the EEPROM, the part automatically points to the next non-volatile register. If the Command register code was FFh, the MUX\_IN values are sent with the two MSBs padded with zeros as shown below. If the command register code is 00h, then the non-volatile register 1 is sent. If the command register code is 02h, then the non-volatile register 2 is sent. If the command register code is 03h, then the non-volatile register 3 is sent.

Table 6. EEPROM byte 0 register

	D7	D6	D5	D4	D3	D2	D1	D0
Write	Х	Х	EEPROM 0 data F	EEPROM 0 data E	EEPROM 0 data D	EEPROM 0 data C	EEPROM 0 data B	EEPROM 0 data A
Read	0	0	EEPROM 0 data F	EEPROM 0 data E	EEPROM 0 data D	EEPROM 0 data C	EEPROM 0 data B	EEPROM 0 data A
Default	0	0	0	0	0	0	0	0

Table 7. EEPROM byte 1 register

	D7	D6	D5	D4	D3	D2	D1	D0
Write	Χ	Χ	EEPROM 1 data F	EEPROM 1 data E	EEPROM 1 data D	EEPROM 1 data C	EEPROM 1 data B	EEPROM 1 data A
Read	0	0	EEPROM 1 data F	EEPROM 1 data E	EEPROM 1 data D	EEPROM 1 data C	EEPROM 1 data B	EEPROM 1 data A
Default	0	0	0	0	0	0	0	0

## Quad 6-bit multiplexed I<sup>2</sup>C-bus EEPROM DIP switch

Table 8. EEPROM byte 2 register

	D7	D6	D5	D4	D3	D2	D1	D0
Write	Х	X	EEPROM 2 data F	EEPROM 2 data E	EEPROM 2 data D	EEPROM 2 data C	EEPROM 2 data B	EEPROM 2 data A
Read	0	0	EEPROM 2 data F	EEPROM 2 data E	EEPROM 2 data D	EEPROM 2 data C	EEPROM 2 data B	EEPROM 2 data A
Default	0	0	0	0	0	0	0	0

#### Table 9. EEPROM byte 3 register

	D7	D6	D5	D4	D3	D2	D1	D0
Write	Χ	Х	EEPROM 3 data F	EEPROM 3 data E	EEPROM 3 data D	EEPROM 3 data C	EEPROM 3 data B	EEPROM 3 data A
Read	0	0	EEPROM 3 data F	EEPROM 3 data E	EEPROM 3 data D	EEPROM 3 data C	EEPROM 3 data B	EEPROM 3 data A
Default	0	0	0	0	0	0	0	0

#### Table 10. MUX\_IN register

	D7	D6	D5	D4	D3	D2	D1	D0
Read	0	0	MUX_IN data F	MUX_IN data E	MUX_IN data D	MUX_IN data C	MUX_IN data B	MUX_IN data A

If the command register is a command byte, any additional data bytes sent after the command register will not be acknowledged. If the read/write bit in the address is a logic 1, then a read operation follows and the data sent out depends on the previously stored step.

After a valid I<sup>2</sup>C-bus write operation to the EEPROM, the part cannot be addressed via the I<sup>2</sup>C-bus for 3.6 ms. If the part is addressed prior to this time, the part will not acknowledge its address.

**Remark:** To ensure data integrity, the non-volatile register must be internally write-protected when  $V_{DD}$  to the  $I^2C$ -bus is powered down or  $V_{DD}$  to the component is dropped below normal operating levels.

#### 6.4 External control signals

The Write Protect (WP) input is used to control the ability to write the content of the non-volatile registers. If the WP signal is logic 0, the I<sup>2</sup>C-bus will be able to write the contents of the non-volatile registers. If the WP signal is logic 1, data will not be allowed to be written into the non-volatile registers. In this case, the slave address and the command code will be acknowledged, but the following data bytes will not be acknowledged and the EEPROM is not updated.

The factory defaults for the contents of the non-volatile register are all logic 0. These stored values can be read or written using the I<sup>2</sup>C-bus (described in <u>Section 7</u> "Characteristics of the I<sup>2</sup>C-bus").

The WP, MUX\_IN\_X, and MUX\_SELECT signals have internal pull-up resistors. See <u>Table 15 "Static characteristics"</u> and <u>Table 16 "Dynamic characteristics"</u> for hysteresis and signal spike suppression figures.

## Quad 6-bit multiplexed I<sup>2</sup>C-bus EEPROM DIP switch

Table 11. Function table

This table is valid when not overridden by I<sup>2</sup>C-bus control register.

Input		Commands
WP	MUX_SELECT	_
0	X	Write to the non-volatile registers through I <sup>2</sup> C-bus allowed
1	Χ	Write to the non-volatile registers through I <sup>2</sup> C-bus not allowed
X	0	MUX_OUT_X from EEPROM byte 0 to byte 3 (EEPROM selected through I <sup>2</sup> C-bus; refer to <u>Table 5 "Commands register"</u> )
Χ	1	MUX_OUT_X from MUX_IN_X inputs

#### 6.5 Power-on reset

When power is applied to  $V_{DD}$ , an internal Power-On Reset (POR) holds the PCA9561 in a reset state until  $V_{DD}$  has reached  $V_{POR}$ . At that point, the reset condition is released and the PCA9561 volatile registers and state machine will initialize to their default states.

The MUX\_OUT\_X pin values depend on the MUX\_SELECT logic level:

- If MUX\_SELECT = 0, the MUX\_OUT\_X pin output values will equal the previously stored EEPROM byte 0 values regardless of the last non-volatile EEPROM byte selected by the command byte prior to power-down.
- If MUX\_SELECT = 1, the MUX\_OUT\_X output values will equal the MUX\_IN\_X pin input values as shown in <u>Table 11 "Function table"</u>.


## Quad 6-bit multiplexed I<sup>2</sup>C-bus EEPROM DIP switch

## 7. Characteristics of the I<sup>2</sup>C-bus

The I<sup>2</sup>C-bus is for 2-way, 2-line communication between different ICs or modules. The two lines are a serial data line (SDA) and a serial clock line (SCL). Both lines must be connected to a positive supply via a pull-up resistor when connected to the output stages of a device. Data transfer may be initiated only when the bus is not busy.


#### 7.1 Bit transfer

One data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the HIGH period of the clock pulse as changes in the data line at this time will be interpreted as control signals (see Figure 5).



#### 7.1.1 START and STOP conditions


Both data and clock lines remain HIGH when the bus is not busy. A HIGH-to-LOW transition of the data line while the clock is HIGH is defined as the START condition (S). A LOW-to-HIGH transition of the data line while the clock is HIGH is defined as the STOP condition (P) (see<u>Figure 6</u>.)



## Quad 6-bit multiplexed I<sup>2</sup>C-bus EEPROM DIP switch

## 7.2 System configuration

A device generating a message is a 'transmitter'; a device receiving is the 'receiver'. The device that controls the message is the 'master' and the devices which are controlled by the master are the 'slaves' (see Figure 7).




## 7.3 Acknowledge

The number of data bytes transferred between the START and the STOP conditions from transmitter to receiver is not limited. Each byte of eight bits is followed by one acknowledge bit. The acknowledge bit is a HIGH level put on the bus by the transmitter, whereas the master generates an extra acknowledge related clock pulse.

A slave receiver which is addressed must generate an acknowledge after the reception of each byte. Also a master must generate an acknowledge after the reception of each byte that has been clocked out of the slave transmitter. The device that acknowledges has to pull down the SDA line during the acknowledge clock pulse, so that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse; set-up and hold times must be taken into account.


A master receiver must signal an end of data to the transmitter by not generating an acknowledge on the last byte that has been clocked out of the slave. In this event, the transmitter must leave the data line HIGH to enable the master to generate a STOP condition.





## Quad 6-bit multiplexed I<sup>2</sup>C-bus EEPROM DIP switch

#### 7.4 Bus transactions

Data is transmitted to the PCA9561 registers using the Write Byte transfers (see <u>Figure 9</u> and <u>Figure 10</u>. Data is read from PCA9561 using Read and Receive Byte transfers (see <u>Figure 11</u>).







PCA9561

## Quad 6-bit multiplexed I<sup>2</sup>C-bus EEPROM DIP switch

## 8. Limiting values

Table 12. Limiting values[1]

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Max	Unit
$V_{DD}$	supply voltage		-0.5	+4.0	V
VI	input voltage		-1.5	+5.5[2]	V
Vo	output voltage		-0.5	+5.5[2]	V
T <sub>stg</sub>	storage temperature		-60	+150	°C

<sup>[1]</sup> The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 150 °C.

## 9. Recommended operating conditions

Table 13. Operating conditions

	o por units				
Symbol	Parameter	Conditions	Min	Max	Unit
$V_{DD}$	supply voltage		3.0	3.6	V
$V_{IL}$	LOW-level input voltage	SCL, SDA; $I_{OL} = 3 \text{ mA}$	-0.5	+4.0	V
$V_{IH}$	HIGH-level input voltage	SCL, SDA; $I_{OL} = 3 \text{ mA}$	2.7	5.5 <mark>[1]</mark>	V
$V_{OL}$	LOW-level output voltage	SCL, SDA			
		$I_{OL} = 3 \text{ mA}$	-	0.4	V
		I <sub>OL</sub> = 6 mA	-	0.6	V
$V_{IL}$	LOW-level input voltage	MUX_IN_X, MUX_SELECT	-0.5	+0.8	V
$V_{IH}$	HIGH-level input voltage	MUX_IN_X, MUX_SELECT	2.0	5.5 <mark>[1]</mark>	V
I <sub>OL</sub>	LOW-level output current	MUX_OUT_X	-	8	mA
I <sub>OH</sub>	HIGH-level output current	MUX_OUT_X	-	100	μΑ
Δt/ΔV	input transition rise and fall rate		0	10	ns/V
T <sub>amb</sub>	ambient temperature	operating in free air	-40	+85	°C

<sup>[1]</sup> The maximum input voltage is the lesser of 5.5 V or  $V_{DD}$  + 4.0 V, except for very short durations (for example, system start-up or shut-down).

## 10. Thermal characteristics

Table 14. Thermal characteristics

Symbol	Parameter	Conditions	Тур	Unit
$R_{th(j-a)}$	thermal resistance from junction to ambient	TSSOP20 package	146	°C/W

The maximum input or output voltage is the lesser of 5.5 V or V<sub>DD</sub> + 4.0 V, except for very short durations (for example, system start-up or shut-down).

## Quad 6-bit multiplexed I<sup>2</sup>C-bus EEPROM DIP switch

## 11. Static characteristics

Table 15. Static characteristics

Table 15.	Static characteristics					
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Supply						
$V_{DD}$	supply voltage		3	-	3.6	V
$I_{DD}$	supply current	operating mode				
		all inputs = 0 V	-	0.6	1	mA
		all inputs = V <sub>DD</sub>	-	-	600	μΑ
$V_{POR}$	power-on reset voltage	no load; $V_I = V_{DD}$ or $V_{SS}$	-	2.3	2.7	V
Input SCL	.; input/output SDA					
$V_{IL}$	LOW-level input voltage		-0.5	-	+0.8	V
$V_{IH}$	HIGH-level input voltage		2	-	5.5 <mark>[1]</mark>	V
I <sub>OL</sub>	LOW-level output current	$V_{OL} = 0.4 V$	3	-	-	mA
		$V_{OL} = 0.6 V$	6	-	-	mA
I <sub>LIH</sub>	HIGH-level input leakage current	$V_I = V_{DD}$	-1	-	+1	μΑ
I <sub>LIL</sub>	LOW-level input leakage current	$V_I = V_{SS}$	-1	-	+1	μΑ
C <sub>i</sub>	input capacitance		-	3	6	pF
WP; MUX	SELECT					
I <sub>LIH</sub>	HIGH-level input leakage current	$V_I = V_{DD}$	-1	-	+1	μΑ
I <sub>LIL</sub>	LOW-level input leakage current	$V_{DD} = 3.6 \text{ V}; V_{I} = V_{SS}$	-20	-	-50	μΑ
C <sub>i</sub>	input capacitance		-	2.5	5	pF
MUX_IN_A	A, MUX_IN_B, MUX_IN_C, MUX_IN_I	D, MUX_IN_E, MUX_IN_F				
I <sub>LIH</sub>	HIGH-level input leakage current	$V_I = V_{DD}$	-1	-	+1	μΑ
I <sub>LIL</sub>	LOW-level input leakage current	$V_{DD} = 3.6 \text{ V}; V_{I} = V_{SS}$	-20	-	-50	μΑ
C <sub>i</sub>	input capacitance		-	2.5	5	pF
Inputs A0	, A1					
I <sub>LIH</sub>	HIGH-level input leakage current	$V_I = V_{DD}$	-1	-	+1	μΑ
I <sub>IL</sub>	LOW-level input current	$V_{DD} = 3.6 \text{ V}; V_{I} = V_{SS}$	-20	-	-50	μΑ
Ci	input capacitance		-	2	4	pF
	$\Gamma_{-}A,MUX\_OUT\_B,MUX\_OUT\_C,MU$	JX_OUT_D, MUX_OUT_E, MUX	X_OUT_F			
$V_{OL}$	LOW-level output voltage	$I_{OL}$ = 100 $\mu$ A	-	-	0.4	V
		$I_{OL} = 4 \text{ mA}$	-	-	0.7	V
I <sub>OH</sub>	HIGH-level output current	$V_{OH} = V_{DD}$	-	-	100	μΑ

<sup>[1]</sup> The maximum input voltage is the lesser of 5.5 V or  $V_{DD}$  + 4.0 V, except for very short durations (for example, system start-up or shut-down).

## Quad 6-bit multiplexed I<sup>2</sup>C-bus EEPROM DIP switch

## 12. Dynamic characteristics

Table 16. Dynamic characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
MUX_IN_X	$C  o MUX_OUT_X$					
t <sub>PLH</sub>	LOW to HIGH propagation delay		-	28	40	ns
t <sub>PHL</sub>	HIGH to LOW propagation delay		-	8	15	ns
MUX_SEL	ECT → MUX_OUT_X					
t <sub>PLH</sub>	LOW to HIGH propagation delay		-	30	43	ns
t <sub>PHL</sub>	HIGH to LOW propagation delay		-	10	15	ns
t <sub>r</sub>	rise time	output	1.0	-	3	ns/V
t <sub>f</sub>	fall time	output	1.0	-	3	ns/V
$C_L$	load capacitance	test load on outputs	-	-	50	pF


Table 17. I<sup>2</sup>C-bus dynamic characteristics


Symbol	Parameter	Conditions	Conditions Standar			Fast-mode I <sup>2</sup> C-bus	
			Min	Max	Min	Max	
f <sub>SCL</sub>	SCL clock frequency		0	100	0	400	MHz
t <sub>BUF</sub>	bus free time between a STOP and START condition		4.7	-	1.3	-	μS
t <sub>HD;STA</sub>	hold time (repeated) START condition		4.0	-	0.6	-	μS
$t_{LOW}$	LOW period of the SCL clock		4.7	-	1.3	-	μS
t <sub>HIGH</sub>	HIGH period of the SCL clock		4.0	-	0.6	-	μS
t <sub>SU;STA</sub>	set-up time for a repeated START condition		4.7	-	0.6	-	μS
t <sub>HD;DAT</sub>	data hold time		0 <u>[1]</u>	3.45	0 <u>[1]</u>	0.9	μS
t <sub>SU;DAT</sub>	data set-up time		250	-	100	-	ns
t <sub>r</sub>	rise time of both SDA and SCL signals		-	1000	20 + 0.1C <sub>b</sub> [2]	300	ns
t <sub>f</sub>	fall time of both SDA and SCL signals		-	300	20 + 0.1C <sub>b</sub> [2]	300	ns
t <sub>SU;STO</sub>	set-up time for STOP condition		4.0	-	0.6	-	μS
C <sub>b</sub>	capacitive load for each bus line		-	400	-	400	pF
t <sub>SP</sub>	pulse width of spikes that must be suppressed by the input filter		-	50	-	50	ns

<sup>[1]</sup> A device must internally provide a hold time of at least 300 ns for the SDA signal (referred to the  $V_{IH(min)}$  of the SCL signal) in order to bridge the undefined region of the falling edge of SCL.

<sup>[2]</sup>  $C_b$  = total capacitance of one bus line in pF.

## Quad 6-bit multiplexed I<sup>2</sup>C-bus EEPROM DIP switch





# 13. Non-volatile storage specifications


Table 18. Non-volatile storage specifications

Parameter	Specification
memory cell data retention	10 years (minimum)
number of memory cell write cycles	100,000 cycles (minimum)

Application note *AN250, "I2C DIP Switch"* provides additional information on memory cell data retention and the minimum number of write cycles.

## Quad 6-bit multiplexed I<sup>2</sup>C-bus EEPROM DIP switch

## 14. Test information




**PCA9561 NXP Semiconductors** 

## Quad 6-bit multiplexed I<sup>2</sup>C-bus EEPROM DIP switch

## 15. Package outline

TSSOP20: plastic thin shrink small outline package; 20 leads; body width 4.4 mm

SOT360-1



UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	bp	С	D <sup>(1)</sup>	E <sup>(2)</sup>	e	HE	L	Lp	Q	v	w	у	Z <sup>(1)</sup>	θ
mm	1.1	0.15 0.05	0.95 0.80	0.25	0.30 0.19	0.2 0.1	6.6 6.4	4.5 4.3	0.65	6.6 6.2	1	0.75 0.50	0.4 0.3	0.2	0.13	0.1	0.5 0.2	8° 0°

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE	REFERENCES				EUROPEAN	ISSUE DATE	
VERSION	IEC	JEDEC J	JEITA		PROJECTION	1330E DATE	
SOT360-1		MO-153				<del>-99-12-27</del> 03-02-19	

Fig 15. Package outline SOT360-1 (TSSOP20)

All information provided in this document is subject to legal disclaimers.

## Quad 6-bit multiplexed I<sup>2</sup>C-bus EEPROM DIP switch

## 16. Soldering of SMD packages

This text provides a very brief insight into a complex technology. A more in-depth account of soldering ICs can be found in Application Note *AN10365* "Surface mount reflow soldering description".

## 16.1 Introduction to soldering

Soldering is one of the most common methods through which packages are attached to Printed Circuit Boards (PCBs), to form electrical circuits. The soldered joint provides both the mechanical and the electrical connection. There is no single soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and Surface Mount Devices (SMDs) are mixed on one printed wiring board; however, it is not suitable for fine pitch SMDs. Reflow soldering is ideal for the small pitches and high densities that come with increased miniaturization.

### 16.2 Wave and reflow soldering

Wave soldering is a joining technology in which the joints are made by solder coming from a standing wave of liquid solder. The wave soldering process is suitable for the following:

- Through-hole components
- Leaded or leadless SMDs, which are glued to the surface of the printed circuit board

Not all SMDs can be wave soldered. Packages with solder balls, and some leadless packages which have solder lands underneath the body, cannot be wave soldered. Also, leaded SMDs with leads having a pitch smaller than ~0.6 mm cannot be wave soldered, due to an increased probability of bridging.

The reflow soldering process involves applying solder paste to a board, followed by component placement and exposure to a temperature profile. Leaded packages, packages with solder balls, and leadless packages are all reflow solderable.

Key characteristics in both wave and reflow soldering are:

- · Board specifications, including the board finish, solder masks and vias
- · Package footprints, including solder thieves and orientation
- The moisture sensitivity level of the packages
- Package placement
- Inspection and repair
- Lead-free soldering versus SnPb soldering

#### 16.3 Wave soldering

Key characteristics in wave soldering are:

- Process issues, such as application of adhesive and flux, clinching of leads, board transport, the solder wave parameters, and the time during which components are exposed to the wave
- Solder bath specifications, including temperature and impurities

PCA9561

## Quad 6-bit multiplexed I<sup>2</sup>C-bus EEPROM DIP switch

## 16.4 Reflow soldering

Key characteristics in reflow soldering are:

- Lead-free versus SnPb soldering; note that a lead-free reflow process usually leads to higher minimum peak temperatures (see <u>Figure 16</u>) than a SnPb process, thus reducing the process window
- Solder paste printing issues including smearing, release, and adjusting the process window for a mix of large and small components on one board
- Reflow temperature profile; this profile includes preheat, reflow (in which the board is heated to the peak temperature) and cooling down. It is imperative that the peak temperature is high enough for the solder to make reliable solder joints (a solder paste characteristic). In addition, the peak temperature must be low enough that the packages and/or boards are not damaged. The peak temperature of the package depends on package thickness and volume and is classified in accordance with Table 19 and 20

Table 19. SnPb eutectic process (from J-STD-020C)

Package thickness (mm)	Package reflow temperature (°C)				
	Volume (mm <sup>3</sup> )				
	< 350	≥ 350			
< 2.5	235	220			
≥ 2.5	220	220			


Table 20. Lead-free process (from J-STD-020C)

Package thickness (mm)	Package reflow tem	flow temperature (°C)				
	Volume (mm <sup>3</sup> )					
	< 350	350 to 2000	> 2000			
< 1.6	260	260	260			
1.6 to 2.5	260	250	245			
> 2.5	250	245	245			

Moisture sensitivity precautions, as indicated on the packing, must be respected at all times.

Studies have shown that small packages reach higher temperatures during reflow soldering, see Figure 16.

## Quad 6-bit multiplexed I<sup>2</sup>C-bus EEPROM DIP switch



For further information on temperature profiles, refer to Application Note *AN10365* "Surface mount reflow soldering description".

## Quad 6-bit multiplexed I<sup>2</sup>C-bus EEPROM DIP switch

## 17. Soldering: PCB footprints




Fig 17. PCB footprint for SOT360-1 (TSSOP20); reflow soldering

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2012. All rights reserved

## Quad 6-bit multiplexed I<sup>2</sup>C-bus EEPROM DIP switch

## 18. Abbreviations

Table 21. Abbreviations

Acronym	Description
CDM	Charged-Device Model
CMOS	Complementary Metal-Oxide Semiconductor
CPU	Central Processing Unit
DIP	Dual In-line Package
EEPROM	Electrically Erasable Programmable Read-Only Memory
ESD	ElectroStatic Discharge
HBM	Human Body Model
I <sup>2</sup> C-bus	Inter-Integrated Circuit bus
PCB	Printed-Circuit Board
SMBus	System Management Bus
VID	Voltage IDentification code
VRM	Voltage Regulator Module

## Quad 6-bit multiplexed I<sup>2</sup>C-bus EEPROM DIP switch

# 19. Revision history

#### Table 22. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
PCA9561 v.4	20121106	Product data sheet	-	PCA9561 v.3
	The format of the NXP Semicone Legal texts have Symbol/Parame Section 2 "Feat Table 1 "Order Added Sectione Table 3 "Pin det pin 10 name MUX_SELETEPROM refigure 1 "Block Table 4 title chete Table 5 "Comme Section 6.3 "Refirst paragration of the section of the	Product data sheet this data sheet has been redectuctors. We been adapted to the new conteter combinations are adapted tures and benefits", 13th bulleting information": deleted PCA 3.1 "Ordering options" escription", We changed from "GND" to "Vs escription modified: chategister contents"  A diagram of PCA9561" modified anged from "Register Address ands register" rewritten egister description":  Apply rewritten agraph (follows Table 9) rewritted to the paragraph of third paragraph and MUX_IN register" modified:	signed to comply with the new company name where approped to new NXP presentation et item: deleted phrase "200 9561D (SO20) package options" nged from "inputs of registeried ses" to "Address register" tten  'data from MUX_IN' byte characteristics of the characteristics of th	PCA9561 v.3 ew identity guidelines of priate. standards V MM per JESD22-A115" ion  r contents" to "inputs of
		en-drain output enable and dis 16 "Soldering of SMD packa		I IIOIII TPLZ TO TPLH
		17 "Soldering: PCB footprints		
PCA9561 v.3 (9397 750 13153)	20040517	Product data sheet	-	PCA9561 v.2
PCA9561 v.2 (9397 750 11677)	20030627	Product data	ECN 853-2348 29936 of 19 May 2003	PCA9561 v.1
PCA9561 v.1 (9397 750 09888)	20020524	Product data	ECN 853-2348 28311 of 24 May 2002	-

## Quad 6-bit multiplexed I<sup>2</sup>C-bus EEPROM DIP switch

## 20. Legal information

#### 20.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

#### 20.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

**Product specification** — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

#### 20.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nxp.com/profile/terms">http://www.nxp.com/profile/terms</a>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

PCA9561

## Quad 6-bit multiplexed I<sup>2</sup>C-bus EEPROM DIP switch

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond NXP Semiconductors' specifications such use shall be solely at customer's

own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

**Translations** — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

#### 20.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

I<sup>2</sup>C-bus — logo is a trademark of NXP B.V.

#### 21. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

## Quad 6-bit multiplexed I<sup>2</sup>C-bus EEPROM DIP switch

## 22. Contents

1	General description	. 1
2	Features and benefits	. 1
3	Ordering information	. 2
3.1	Ordering options	. 2
4	Block diagram	. 3
5	Pinning information	. 4
5.1	Pinning	
5.2	Pin description	
6	Functional description	
6.1	Device address	
6.2	Control register	
6.2.1 6.3	Control register definition	
6.4	External control signals	
6.5	Power-on reset	
7	Characteristics of the I <sup>2</sup> C-bus	
7.1	Bit transfer	
7.1.1	START and STOP conditions	
7.2	System configuration	
7.3	Acknowledge	10
7.4	Bus transactions	11
8	Limiting values	12
9	Recommended operating conditions	12
10	Thermal characteristics	12
11	Static characteristics	13
12	Dynamic characteristics	14
13	Non-volatile storage specifications	15
14	Test information	16
15	Package outline	17
16	Soldering of SMD packages	18
16.1	Introduction to soldering	18
16.2	Wave and reflow soldering	18
16.3	Wave soldering	18
16.4	Reflow soldering	19
17	Soldering: PCB footprints	
18	Abbreviations	
19	Revision history	
20	Legal information	24
20.1	Data sheet status	24
20.2 20.3	Definitions	24 24
20.3	Trademarks	25
20. <del>-</del>	Contact information	25
		26

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2012.

All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 6 November 2012

Document identifier: PCA9561

# **Mouser Electronics**

**Authorized Distributor** 

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

NXP:

PCA9561PW,112 PCA9561PW,118