Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1st, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.



Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights
 of third parties by or arising from the use of Renesas Electronics products or technical information described in this document.
 No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights
 of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
 - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

Regarding the change of names mentioned in the document, such as Mitsubishi Electric and Mitsubishi XX, to Renesas Technology Corp.

The semiconductor operations of Hitachi and Mitsubishi Electric were transferred to Renesas Technology Corporation on April 1st 2003. These operations include microcomputer, logic, analog and discrete devices, and memory chips other than DRAMs (flash memory, SRAMs etc.) Accordingly, although Mitsubishi Electric, Mitsubishi Electric Corporation, Mitsubishi Semiconductors, and other Mitsubishi brand names are mentioned in the document, these names have in fact all been changed to Renesas Technology Corp. Thank you for your understanding. Except for our corporate trademark, logo and corporate statement, no changes whatsoever have been made to the contents of the document, and these changes do not constitute any alteration to the contents of the document itself.

Note: Mitsubishi Electric will continue the business operations of high frequency & optical devices and power devices.

Renesas Technology Corp. Customer Support Dept. April 1, 2003



MITSUBISHI MICROCOMPUTERS M35053-XXXSP/FP

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

DESCRIPTION

The M35053-XXXSP/FP is TV screen display control IC which can be used to display information such as number of channels, the date and messages and program schedules on the TV screen.

In particular, owing to the built-in SYNC-SEP (synchronous separation) circuit, the synchronous correction circuit, the Decoder circuit, and to the Encoder circuit, external circuits can be decrease and character turbulence that occurs when superimposing can be reduced. The processor can conform to the EDS broadcast service and is suitable for AV systems such as VTRs, LDs, and so on.

It is a silicon gate CMOS process and M35053-XXXSP is housed in a 20-pin shrink DIP package, M35053-XXXFP is housed in a 20-pin shrink SOP package.


For M35053-001SP/FP that is a standard ROM version of M35053-XXXSP/FP respectively, the character pattern is also mentioned.

FEATURES
• Screen composition
32 characters X 7 lines
• Number of characters displayed 240 (Max.)
• Character composition 12 X 18 dot matrix
• Characters available
● Character sizes available4 (horizontal) X 4 (vertical)
Display locations available
Horizontal direction
Vertical direction
Blinking Character units
Cycle: approximately 1 second, or approximately 0.5 seconds
Duty : 25%, 50%, or 75%
• Data input By the serial input function (16 bits)
• Coloring
Background coloring (composite video signal)
Blanking
Total blanking (14 X 18 dots)
Border size blanking
Character size blanking

- Synchronizing signal Composite synchronizing signal generation (PAL, NTSC, M-PAL) • 2 output ports (1 digital line)
- Oscillation stop function
- It is possible to stop the oscillation for synchronizing signal generation
- Built-in half-tone display function
- Built-in reversed character display function
- Built-in Decoder (NTSC only)
- Built-in Encoder (NTSC only)
- Built-in synchronous correction circuit
- Built-in synchronous separation circuit

APPLICATION

TV, VCR, Movie




SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

PIN DESCRIPTION

Symbol	Pin name	Input/ Output	Function
OSC1	Clock input	Input	This is the filter output pin 1.
TESTA	Test pin	_	This is the pin for test. Connect this pin to GND during normal operation.
CS	Chip select input	Input	This is the chip select pin, and when serial data transmission is being carried out, it goes to "L". Hysteresis input. Includes built-in pull-up resistor.
SCK	Serial clock input	Input	When $\overline{\text{CS}}$ pin is "L", SIN serial data is taken in when SCK rises. Hysteresis input. Built-in pull-up resistor is included.
SIN	Serial data input/ output	Input/ Output	This is the pin for serial input of data and addresses for the display control register and the display data memory. Also, serially outputs decode data according to the settings in the relevant registers (serial I/O).
AC	Auto-clear input	Input	When "L", this pin resets the internal IC circuit. Hysteresis input. Includes built-in pull-up resistor.
VDD2	Power pin	_	Please connect to +5V with the analog circuit power pin.
CVIDEO	Composite video signal output	Output	This is the output pin for composite video signals. It outputs 2VP-P composite video signals. In superimpose mode, character output etc. is superimposed on the external composite video signals from CVIN.
LECHA	Character level input	Input	This is the input pin which determines the "white" character color level in the composite video signal.
CVIN	Composite video signal input	Input	This is the input pin for external composite video signals. In superimpose mode, character output etc. is superimposed on these external composite video signals.
Vss	Earthing pin	_	Please connect to GND using circuit earthing pin.
EDO	Encode data output	Output	This is the output pin for encode data. It outputs digital three-value data or composite video signals.
TESTB	Test pin	_	This is the pin for test. Connect this pin to GND during normal operation.
P0	Port P0 output	Output	This pin outputs the port output or BLNK1 (character background) signal.
P1	Port P1 output	Output	This pin outputs the port output or CO1(character) signal.
Vss	Earthing pin	_	Please connect to GND using circuit earthing pin (Analog side).
OSCIN	fsc input pin for synchronous signal generation	Input	This is the input pin for the sub-carrier frequency (fsc) for generating a synchronous signal. A frequency of 3.580MHz is needed for NTSC, and a frequency of 4.434MHz in needed for PAL and 3.576MHz is needed for M-PAL.
CP2	Filter output	Output	Filter output pin 2.
HOR	Horizontal synchro- nizing signal input	Input	This is the input pin for external composite video signals. This pin inputs the external video signal clamped sync-chip to 1.5V, and internally carries out synchronous separation.
VDD1	Power pin	_	Please connect to +5V with the digital circuit power pin.





SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

MEMORY CONSTITUTION

Address 0016 to EF16 are assigned to the display RAM, address F016 to F816 are assigned to the display control registers.

The internal circuit is reset and all display control registers (address F016 to F816) are set to "0" and display RAM (address 0016 to EF16) are RAM erased when the \overline{AC} pin level is "L".

Set "0" in any of bits DAD through DAF of addresses 0016 through EF16, and of bits DAE and DAF of addresses F016 through F816. TESTn (n: a number) is MITSUBISHI test memory, so be sure to observe the setting conditions.

Bit Address	DAF	DAE	DAD	DAC	DAB	DAA	DA9	DA8	DA7	DA6	DA5	DA4	DA3	DA2	DA1	DA0	Remarks
0016	0	0	0	REV	BLINK	EC2	EC1	EC0	C7	C6	C5	C4	C3	C2	C1	C0	
≀	•			Reversed character	Blinking	11	ode dat racter c				(Charac	ter cod	le			Display RAM
EF16	0	0	0	REV	BLINK	EC2	EC1	EC0	C7	C6	C5	C4	C3	C2	C1	C0	
F016	0	0	TEST25	W/R	TEST11	TEST10	DECB1	DECB0	SYSEP1	SYSEP0	SEPV1	SEPV0	PTD1	PTD0	PTC1	PTC0	Port output specify and so on
F116	0	0	TEST26	DVP4	DVP3	DVP2	DVP1	DVP0	HP7	HP6	HP5	HP4	HP3	HP2	HP1	HP0	Horizontal display start position and Decode position specify
F216	0	0	TEST27	EVP4	EVP3	EVP2	EVP1	EVP0	VP7	VP6	VP5	VP4	VP3	VP2	VP1	VP0	Vertical display start position and Encode position specify
F316	0	0	TEST28	D/V	EFLD1	EFLD0	DFLD1	DFLD0	VSZ21	VSZ20	VSZ11	VSZ10	HSZ21	HSZ20	HSZ11	HSZ10	Character size and Encode Decode specify
F416	0	0	TEST29	TEST14	TEST13	SPACE	DSP9	DSP8	DSP7	DSP6	DSP5	DSP4	DSP3	DSP2	DSP1	DSP0	Display mode specify
F516	0	0	TEST30	TEST19	MB/LB	TEST17	TEST16	TEST15	EQP	PALH	MPAL	INT/NON	N/P	BLINK2	BLINK1	BLINK0	Blinking specify and so on
F616	0	0	TEST31	TEST2	TEST1	TEST0	LBLACK	LIN24/32	BLKHF	BB	BG	BR	LEVEL0	PHASE2	PHASE1	PHASE0	Raster color specify
F716	0	0	TEST32	TEST24	RGBON	TEST22	CL17/18	CBLINK	CURS7	CURS6	CURS5	CURS4	CURS3	CURS2	CURS1	CURS0	Cursor display specify
F816	0	0	LEVEL1	EHP4	EHP3	EHP2	EHP1	EHP0	RAMERS	DSPON	STOP1	STOPIN	SCOR	EX	BLK1	BLK0	Control display and so on

Fig. 1 Memory constitution (M35053-XXXSP/FP)



SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

SCREEN CONSTITUTION

The screen lines and rows are determined from each address of the display RAM. The screen consitution (24 characters \times 10 lines) is shown in Figure 2 the screen constitution (32 characters \times 7 lines) is shown in 3.


Rows	7	2	က	4	2	9	7	8	6	10	11	11 12	13	14	15	16	17	18	19	20	21	22	23	24
_	0016	0116	0016 0116 0216		0416	0316 0416 0516	9190	0716	0816	0916	0A16	0716 0816 0916 0A16 0B16 0C16 0D16 0E16 0F16 1016 1116	0C16	0D16	0E16	0F16	1016	1116	1216	1316	1416	1516	1616	1716
7	1816	1916	1A16	1B16	1C16	1D16	1816 1916 1A16 1B16 1C16 1D16 1E16 1F16 2016 2116 2216 2316 2416 2516 2616 2716 2816 2916 2A16 2B16 2C16 2D16 2E16 2E16 2F16	1F16	2016	2116	2216	2316	2416	2516	2616	2716	2816	2916	2A16	2B16	2C16	2D16	2E16	2F16
က	3016	3116	3216	3316	3416	3516	3016 3116 3216 3316 3416 3516 3616 3716 3816 3816 3816 3816 3816 3816 3816 38	3716	3816	3916	3A16	3B16	3C16	3D16	3E16	3F16	4016	4116	4216	4316	4416	4516	4616	4716
4	4816	4916	4916 4A16	4B16	4C16	4D16	4B16 4C16 4D16 4E16 4F16 5016 5116	4F16	5016	5116	5216	5316	5416	5316 5416 5516	5616	5716	5716 5816	5916 5A16 5B16 5C16 5D16 5E16	5A16	5B16	5C16	5D16	5E16	5F16
2	6016	6116	6116 6216	6316	6416	6516	9616	6716	6716 6816	6916	6A16	6916 6A16 6B16 6C16 6D16 6E16 6F16 7016 7116	6C16	6D16	6E16	6F16	7016	7116	7216 7	7316	7416	7516	7616	7716
9	7816	7916	7A16	7B16	7C16	37D16	7816 7916 7A16 7B16 7C16 7D16 7E16 7F16 8016 8116 8216 8316 8416 8516	7F16	8016	8116	8216	8316	8416	8516	8616	8716	8816	8616 8716 8816 8916 8A16 8B16 8C16 8D16 8E16	8A16	3B16	8C16	8D16	3E16	8F16
_	9016	9116	9216	9316	9416	9516	9016 9116 9216 9316 9416 9516 9616 9716 9816 9916 9A16 9B16 9C16 9D16 9E16 9F16 A016 A116 A216 A316 A416 A516 A616	9716	9816	9916	9A16	9B16	9C16	9D16	9E16	9F16	A016	A116,	A216	A316 /	A416	A516	A616	A716
∞	A816	A916	AA16	AB16	AC16	AD16	A816 A916 AA16 AB16 AC16 AD16 AE16 AF16 B016 B116 B216 B316 B416 B516 B616 B716 B816 B916 BA16 BB16 BC16 BD16 BE16 BF16	AF16	B016	B116	B216	B316	B416	B516	B616	B716	B816	B916	BA16	3B16	BC16	3D16	3E16	BF16
တ	C016	C116	C216	C316	C416	C516	C016 C116 C216 C316 C416 C516 C616 C716 C816 C916 CA16 CB16 CC16 CD16 CE16 CF16 D016 D116 D216 D316 D416 D516 D616 D716	C716	C816	C916	CA16	CB16	CC16	CD16	CE16	CF16	D016	D116	D216	D316[D416	D516	D616	D716
10	D816	D916	DA 16	DB16	DC16	3DD16	D816 D916 DA16 DB16 DC16 DD16 DE16 DF16 E016 E116 E216 E316 E416 E516 E616 E716 E816 E916 EA16 EB16 EC16 ED16 EE16	DF16	E016	E116	E216	E316	E416	E516	E616	E716	E816	E916	EA16	∃B 16	EC16	∃ D16	Ξ Ε 16	EF16
Note	: The) hex	adeci	mal n	nmbe	ers in	Note: The hexadecimal numbers in the boxes show the display RAM address.	oxes	show	the d	lispla	y RAN	/ add	fress.										

Fig. 2 Screen constitution (24 characters X 10 lines)

23 24 25 26 27 28 29 30 31 32	0016 0116 0216 0316 0416 0516 0616 0716 0816 0916 0816 0816 0816 0816 0816 0816 0816 08	2016 2116 2216 2316 2416 2516 2616 2716 2816 2816 2816 2816 2816 2816 2816 28	4016 4116 4216 4316 4416 4516 4616 4716 4816 4916 4816 4816 4816 4B16 4B16 4B16 4B16 4E16 4E16 5016 5116 5216 5216 5316 5516 5516 5516 5516 5516 5516 55	6016 6116 6216 6316 6416 6516 6616 6716 6816 6916 6816 6816 6616 6616 6616 66	9216 9316 9416 9516 9616 9716 9816 9916 9A16 9B16 9C16 9D16 9E16 9F16	A016 A116 A216 A316 A416 A516 A616 A716 A816 A916 AA16 AB16 AC16 AD16 AE16 AF16 B016 B116 B216 B316 B516 B516 B516 B516 B816 B316 B316 B316 B316 B316 B316 B316 B3	C016 C116 C216 C316 C416 C516 C616 C716 C816 C916 CA16 C816 CC16 CD16 CE16 CF16 D016 D116 D216 D316 D416 D516 D616 D716 D816 D916 DA16 D816 D816 D616 DF16 DF16	
21 22	1416 1516	3416 3516	5416 5516	7416 7516	9416 9516	B416 B516	D416 D516	
20	1316	3316	5316	7316	9316	B316	D316	
19	6 1216	6 3216	6 5216	6 7216	6 9216	16 B216	16 D216	
17 18)16 111)16 311)16 511)16 711	8016 8116 8216 8316 8416 8516 8616 8716 8816 8916 8A16 8B16 8C16 8D16 8E16 8F16 9016 9116)16 B11)16 D1	
16 1	F16 10	F16 30	.F16 50	F16 70	F16 90	F16 B0	F16 D0	
15	0E16 0	2E16 2	4E16 4	6E16	8E16	AE16 A	CE16	
4	0D16	2D16	4D16	6D16	8D16	AD16/	CD16	
13	6 OC16	6 2C16	6 4C16	6 6C16	6 8C16	6AC16	eCC16	
10 11 12	16 0B1	16 2B1	16 4B1	16 6B1	16 8B1	16 AB1	16 CB1	
0 11	116 OA	116 2A	116 4A	116 6A	116 8A	916 AA	916 CA	
	816 09	816 29	816 49	816 69	816 89	816 AS	816 CS	
	0 9120	2716 2	4716 4	3716 6	3716 8	4716 A	3716 C	
	0616	2616	4616	6616	8616	A616	C616	
9	0516	2516	4516	6516	8516	A516	C516	
-2	3 0416	3 2416	3 4416	3 6416	3 8416	6 A416	6 C416	
4	6 0316	6 2316	6 4316	6 6316	6 8316	16 A31	16 C31	
<u>ε</u>	16 021	16 221	16 421	16 621	16 821	16 A21	16 C21	
	10 91	116 21	116 41	116 61	116 81)16 A1)16 C1	
Rows 1	00	20	3 40	1 90	5 80	6 A0	2	

2. When 32 characters × 7 lines are displayed, set blank code "FF16" to character code of addresses E016 to EF16.

Fig. 3 Screen constitution (32 characters X 7 lines)



Display RAM DESCRIPTION

Display RAM Address 0016 to EF16

DA	Name		Contents	Remarks
0~C	Ivaille	Status	Function	Remarks
0	C0	0	Set ROM-held character code of a character needed	
	(LSB)	1	to display.	
1	C1	0		
'	Ci	1		
2	C2	0		
	02	1		
3	СЗ	0		
	03	1		
4	C4	0		
,	04	1		
5	C5	0		
	00	1		
6	C6	0		
		1		
7	C7	0		
	(MSB)	1		
8	EC0	0	When EFILD1, 0=1, 0 or 0, 1, set code of the data	Refer to encode function.
		1	needed to encode.	Defends complemental
9	EC1	0	When RGBON=1, set background color by character unit.	Refer to supplemental explanation (4).
	-	1		()
A	EC2	0		
		1		
В	BLINK	0	No blinking	Refer to BLINK2 to 0
		1	Blinking	(address F516)
С	REV	0	Normal character	
		1	Reversed character	

Note. Resetting at the \overline{AC} pin RAM-erases the display RAM, and the status turns as indicated by the mark \bigcirc around in the status column.

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

Display control register

(1) Address F0₁₆

DA	Register			С	ontents		Remarks
0~D	Register	Status			Functio	n	Remarks
0	PTC0	0	P0	output (port	0)		Port output control
0	PICO	1	BL	.NK1 output			
4	DTO.	0	P1	output (port	1)		
1	PTC1	1	CC	D1 output			Refer to supplemental explanation (5)
	DTD	0	It is	s negative po	larity at P0 οι	itput "L", BLINK1 output.	Control the port data
2	PTD0	1	It is	s positive pola	arity at P0 out	put "H", BLINK1 output.	
		0	It is	s negative po	larity at P01 c	output "L", CO1 output.	_
3	PTD1	1	It is	s positive pola	arity at P01 or	utput "H", CO1 output.	Refer to supplemental explanation (5)
		0		should be fixe			Specifies the vertical synchronous
4	SEPV0	1	+	n not be used			separation criterion
		0	lt s	should be fixe	d to "0".		-
5	SEPV1	1		n not be used			Refer to supplemental explanation (1)
		0		SYSEP1	SYSEP0	Bias potential	Specifies the sync-bias potential
6	SYSEP0	1	-	0	0	Can not be used.	opening are symmetric personner
		0	-	0	1	Can not be used.	
7	SYSEP1	1	-	1	0	1.75V Can not be used.	
		0		DECB1	DECB0	Bias potential	Specifies the decoding bias
8	DECB0	1	-	0	0	2.35V	potential
		0	-	0	1	Can not be used.	
9	DECB1	1	-	1	0	Can not be used. Can not be used.	
		0	C0	n not be used	I	Carriot be useu.	
Α	TEST10	1	+	should be fixe			_
		0	+				
В	TEST11	1	+	should be fixe			_
		Į.	+	n not be used			
С	W/R	0	Inp	out data from	SIN PIN		Control data I/O
O	VV/IX	1	Ou	itput data fron	n SIN pin (No	te 2)	Refer to decode data output timing.
D	TEST25	0	It s	should be fixe	d to "0".		
D	IESIZO	1	Ca	n not be used	d.		

Notes 1. The mark \bigcirc around the status value means the reset status by the "L" level is input to \overline{AC} pin.

^{2.} Not necessary to release after setting \overline{W}/R to "1". Turn \overline{CS} to "H" to switch over to input mode.

(2) Address F1₁₆

DA	Register		Contents
0~D	Register	Status	Function
0	HP0	0	Let horizontal display start position be HS, Set the horizontal display start
U	(LSB)	1	position by use of HP7 through HP0. HP7 to HP0 = (00000000)
1	HP1	0	$HS = T \times (\sum_{n=0}^{\infty} 2^n HPn + 6)$ to (00001111) setting is
'		1	HOR forbidden.
2	HP2	0	
2	111 2	1	
3	HP3	0	It can be set this up to 240 steps
3	TIFS	1	VS in increments of one T.
4	HP4	0	
4	1154	1	Character
5	HP5	0	displaying area
3	TIFS	1	
6	HP6	0	
Ü	TIFO	1	T : The oscillation cycle of display clock
7	HP7	0]
1	(MSB)	1	
8	DVP0	0	Let the slice lines be DVS, Set the slice lines (horizontal
O	(LSB)	1	scanning lines) under decoding by use of DVP4 through DVP0.
9	DVP1	0	$DVS = \sum_{n=0}^{4} 2^n DVPn + 6$ $DVP4 \text{ to } DVP0 = (00000) \text{ to}$
9	DVII	1	(00011) setting is forbidden.
А	DVP2	0	Thus, it can be defined a setting
^	DVIZ	1	up to 26 steps covered by a
В	DVP3	0	range from line 10 to line 35.
ь	DVF3	1	Refer to supplemental explanation (2) about slice lines
С	DVP4	0	(DVS).
C	(MSB)	1	
D	TEST26	0	It should be fixed to "0".
U	1E3120	1	Can not be used.



SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

(3) Address F2₁₆

DA	Register		Contents
0~D	Register	Status	Function
0	VP0	0	Let vertical display start position be VS, Set the vertical display start
U	(LSB)	1	position by use of VP7 through VP0. VP7 to VP0 = (00000000)
1	VP1	0	VS = H X $\Sigma 2^{\text{nVPn}}$ to (00000110) setting is
'	VFI	1	HOR forbidden.
2	VP2	0	
2	VFZ	1	It can be set this up to 249 steps
3	VP3	0	in increments of one H.
3	VF3	1	VS VD7 to VD9 (consequence) to
4	VP4	0	VP7 to VP0 = (00000000) to (00100011) setting is forbidden
4	V1 4	1	Character under encoding or decoding.
5	VP5	0	displaying area
3	V1 5	1	alea
6	VP6	0	
0	V1 0	1	H: The oscillation cycle of horizontal
7	VP7	0	synchronous signal
,	(MSB)	1	
8	EVP0	0	Let the encode lines be EVS, Sets the lines (horizontal
	(LSB)	1	scanning lines) under encoding by use of EVP4 through EVP0.
9	EVP1	0	EVS = $\sum_{n=0}^{4} 2^n$ EVPn+6 EVP4 to EVP0 = (00000) to
		1	(00011) setting is forbidden.
Α	EVP2	0	Thus, it can be defined a setting
		1	up to 26 steps covered by a range from line 10 to line 35.
В	EVP3	0	Refer to supplemental
	27.0	1	explanation (2) about the encod
С	EVP4	0	lines (EVS).
	(MSB)	1	
D	TEST27	0	It should be fixed to "0".
	120121	1	Can not be used.



SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

(4) Address F316

DA	Pogiator		C	ontents		Domorko
0~D	Register	Status		Functi	on	Remarks
_		0	HSZ11	HSZ10	Horizontal direction size	Character size setting in the
0	HSZ10	1	0	0	1T/dot	horizontal direction for the first
		-	0	1	2T/dot	line.
1	HSZ11	0	1	0	3T/dot	
		1	1	1	4T/dot	
0	110700	0	HSZ21	HSZ20	Horizontal direction size	Character size setting in the
2	HSZ20	1	0	0	1T/dot	horizontal direction for the 2nd
		1	0	1	2T/dot	line to 10th line.
3	HSZ21	0	1	0	3T/dot	
		1	1	1	4T/dot	
	1/07/0	0	VSZ11	VSZ10	Vertical direction size	Character size setting in the
4	VSZ10	1	0	0	1H/dot	vertical direction for the first line.
			0	1	2H/dot	
5	VSZ11	0	1	0	3H/dot	
		1	1	1	4H/dot	
	\(\alpha\)	0	VSZ21	VSZ20	Vertical direction size	Character size setting in the
6	VSZ20	1	0	0	1H/dot	vertical direction for the 2nd line
			0	1	2H/dot	to 10th line.
7	VSZ21	0	1	0	3H/dot	
•		1	1	1	4H/dot	
	251.20	0	DFLD1	DFLD0	Field detection	Specifies the field determination
8	DFLD0	1	0	0	OFF	procedure in relation to the
			0	1	The first field	Decoding functions.
9	DFLD1	0	1	0	The second field	Refer to supplemental
		1	1	1	Can not be used	explanation (2).
		0	EFLD1	EFLD0	Field detection	Specifies the field determination
Α	EFILD0	1	0	0	OFF	procedure in relation to the
		-	0	1	The first field	Encoding functions.
В	EFLD1	0	1	0	The second field	Refer to supplemental
		1	1	1	Can not be used	explanation (2).
		0	It outputs digital	signal.		Encode (EDO) output control.
С	D/V	1	It outputs compo		ignal (Note).	Refer to encode function (3).
		0	It should be fixe		,	
D	TEST28	1	Can not be used			
		1	Call flot be used	۸.		

Note. Output buffer is needed with EDO (12-pin) at $\overline{D}/V = "1"$. (Refer to example of peripheral circuit)



SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

(5) Address F416

DA	Register			Coi	ntents		Remarks
0~D	Register	Status			Function		Remarks
0	DSP0	0					Set the display mode of line 1.
U	DSFU	1	1		T-		
1	DSP1	0	BLK1	BLK0	DSPn= "1"	DSPn= "0"	Set the display mode of line 2.
ı	DSF1	1	0	0	Matrix-outline border size	Matrix-outline size	
2	DSP2	0	0	1	Border size	Character size	Set the display mode of line 3.
2	D5P2	1	1	0	Matrix-outline size	Border size	
3	DSP3	0	1	1	Character size	Matrix-outline size	Set the display mode of line 4.
3	DSP3	1			BLK0 and BLK1 (a		
4	DSP4	0			eneric name for I	DSP0 to DSP9. blled independently.	Set the display mode of line 5.
4	D5P4	1		10 001	o are each contre	люч пасрепаснау.	
	DSP5	0	1				Set the display mode of line 6.
5	DSP5	1	7				
	DCDC	0	1				Set the display mode of line 7.
6	DSP6	1	1				
7	DCD7	0	7				Set the display mode of line 8.
7	DSP7	1	1				
0	DCDo	0	1				Set the display mode of line 9.
8	DSP8	1	7				
0	D0D0	0	1				Set the display mode of line 10.
9	DSP9	1	1				
		0	Normal di	isplay			Put a space line between line 2
Α	SPACE	1	Put a spa		etween line 2 and d line 9.	d line 3, and	and line 3 in displaying 32 characters.
		0	It should	be fixed	to "0".		
В	TEST13	1	Can not b	e used.			
		0	It should	be fixed	to "0".		
С	TEST14	1	Can not b	e used.			
		0	It should	be fixed	to "0".		
D	TEST29	1	Can not b	e used.			



SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

(6) Address F516

DA	Register			C	ontents		Remarks
0~D	Register	Status			Functio	n	Remarks
0	DUINIKO	0		BLINK0	BLINK1	Duty	Blinking duty ratio can be
0	BLINK0	1		0	0	Blinking off	altered. (Note)
		(0)		0	0	25%	
1	BLINK1	1	+	1	1	50% 75%	
	5.00.60	0		vision of vert		nizing signal into 1/64.	Blinking cycle can be altered.
2	BLINK2	1		vision of vert		nizing signal into 1/32. and.	
•		0	N ⁻	ΓSC, M-PAL m	node		Refer to register MPAL
3	N/P	1	P/	AL mode			
		0	In	terlace			Scanning lines control (only in
4	INT/NON	1	No	on interlace			internal synchronization)
5	MPAL	0		N/P 0 0	MPAL 0 1	Synchronous mode NTSC M-PAL PAL	Synchronizing signal is selected with this register and N/P register.
		1		1	1	Not available	
6	PALH	0		PALH 0	0 1	Number of scanning lines 625H lines 626H lines	It should be fixed to "0" at NTSC
		1		1	0	627H lines 628H lines	
7	EQP	0	No	ot include the	equivalent pu	lse.	Effective only at non-interlace
,	LQF	1	Inc	clude the equi	valent pulse.		
	TEOT45	0	lt :	should be fixed	d to "0".		
8	TEST15	1	Ca	an not be used	l.		
		0	lt :	should be fixed	d to "0".		
9	TEST16	1	Ca	an not be used	l.		
		0	lt s	should be fixed	d to "0".		
Α	TEST17	1	Ca	an not be used	 I.		
	_	(0)	+	utput from MS			Setting the decode data output
В	MB/LB	1	+	utput from LSE			form
		0	_	should be fixed			
С	TEST19	1		an not be used			-
D	TEST30	0	lt :	should be fixed	d to "0".		
		1	Ca	an not be used	I.		

Note. To blink a character, set 1 to DAB (the blinking bit) of the display RAM.



SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

(7) Address F616

DA DA				(Contents			
0~D	Register	Status			Fur	nction		Remarks
0	DUACEO	0		PHASE2	PHASE1	PHASE0	Raster	Raster color setting Refer to supplemental
0	PHASE0	4		0	0	0	Black	explanation (3) about video
		1		0	0	1	Red	signal level
		0		0	1	0	Green	
1	PHASE1		+	0	1	1	Yellow	
		1		1	0	0	Blue	
				1	0	1	Magenta	
2	PHASE2	0		1	1	0	Cyan	
-	111/1022	1		1	1	1	White	
3	LEVEL0	0	Inter	nal bias off	:			Generates bias potential for
		1	Inter	nal bias on				composite video signals
		0		ВВ	BG	BR	Character back- ground color	Character background color setting.
4	BR	_	1	0	0	0	Black	Refer to supplemental
	BG	1		0	0	1	Red	explanation (3) about video
		0		0	1	0	Green	signal level
5		BG		-	0	1	1	Yellow
		1		1	0	0	Blue	
			1	1	0	1	Magenta	
6	ВВ	0		1	1	0	Cyan	
O	DB	1		1	1	1	White	
7	BLKHF	0	The I	nalftone dis	splaying "C	OFF" in sup	erimpose	This register is available in the
,	BLKHF	1	The I	nalftone dis	splaying "C	ON" in supe	erimpose	superimpose displaying only. (Note
8	LIN24/32	0	24 cł	aracters 5	10 lines d	lisplay		"1" setting is forbidden under
	LIINZ4/32	1	32 ch	aracters 5	7 lines dis	splay		encoding.
9	LBLACK	0	Blank	king level I	2.3V			Set a blackness level
9	LBLACK	1	Blank	king level II	I 2.1V			
Α	TEST0	0	It sho	ould be fixe	ed to "0".			
	12010	1	Can	not be use	d.			
В	TEST1	0	It sho	ould be fixe	ed to "0".			
	12011	1	Can	not be use	d.			
С	TEST2	0	It sho	ould be fixe	ed to "0".			
	. 2012	1	Can	not be use	d.			
D	TEST31	0	Can	not be use	d.			
٦	.23101	1	It sho	ould to be f	ixed to "1"			

Note. It is neccessary to input the external composite video signal to the CVIN pin, and externally connect a 100 to 200Ω register in series.

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

(8) Address F716

DA	Pogiator		Contents	Demonto
0~D	Register	Status	Function	Remarks
0	CUR0	0	Let cursor displaying address be CURS,	Set the cursor displaying
U	CORO	1		address by use of CUR7 through CUR0.
1	CUR1	0		CUR7 to CUR0 (11110000)
'	CONT	1	$CURS = \sum_{n=0}^{7} 2^{n}CURn$	setting is forbidden under 24
2	CUR2	0		characters display.
	OOKZ	1		CUR7 to CUR0 (11100000)
3	CUR3	0		setting is forbidden under 32 characters display.
	00113	1		Set CUR7 to CUR0 = (11111111)
4	CUR4	0		under cursor is not be displayed.
	00111	1		The cursor displaying address
5	CUR5	0		(CURS) is correspond to display construction.
	00110	1		CONSTRUCTION.
6	CUR6	0		
	00.10	1		
7	CUR7	0		
-		1		
8	CBLINK	0	No blinking	The cursor blinking setting
		1	Blinking	
9	CL17/18	0	Cursor displaying at the 17th dot by vertical direction.	Refer to character construction.
		1	Cursor displaying at the 18th dot by vertical direction.	
Α	TEST22	0	It should be fixed to "0".	
		1	Can not be used.	
В	RGBON	0	Normal	Refer to supplemental
		1	Character background coloring	explanation (4).
С	TEST24	0	It should be fixed to "0".	
		1	Can not be used.	
D	TEST32	0	It should be fixed to "0".	-
		1	Can not be used.	



SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

(9) Address F8₁₆

DA	Register			Co	ntents		Domorko
0~D	Register	Status			Function	Remarks	
		(0)			,	,	Display mode
0	BLK0		BLK1	BLK0	DSPn= "1"	DSPn= "0"	(BLNK output) variable
		1	0	0	Matrix-outline border size	Matrix-outline size	
			0	1	Border size	Character size	
		0	1	0	Matrix-outline size	Border size	
1	BLK1	1	1	1	Character size	Matrix-outline size	
2	EX	0	External	synchror	nization		Synchronizing signal switching
	LΛ	1	Internal s	ynchron	ization		(Note1)
3	SCOR	0	Superimp	ose mor	notone display		"1" setting is forbidden at internal synchronous or PAL, M-PAL
J	300K	1	Superimp	ose colo	oring display (only	NTSC)	mode displaying.
4	STOPIN	0	fsc input	mode			OSCIN oscillation control
	3101111	1	Can not b	e used.			
5	STOP1	0	Oscillatio	n VCO f	or display		Control oscillation VCO for
	31011	1	Stop osci	llation V	CO for display		display
6	DSPON	0	Display C)FF			
	DSFON	1	Display C	N			1
7	RAMERS	0	RAM not	erased			This register does not exist
'	KAWEKS	1	RAM eras	sed			(Note 3).
8	EHP0	0	Let encod	de data p	orogramming star	t position be EHS,	Set encode start position by use
0	LITEO	1					of EHP4 through EHP0.
9	EHP1	0	$EHS = \sum_{n=0}^{4}$	2 ⁿ EHPn			EHP4 to EHP0 = (00000) to
9	LIII 1	1					(01111) is setting forbidden.
Α	EHP2	0					Refer to encode function (3)
	LITE	1					(0)
В	EHP3	0					
	LITES	1					
С	EHP4	0					
	ENF4	1					
D	1 EV/EL 1	0	Internal b	ias OFF			Generates bias potential for decod-
ا ا	LEVEL1	1	Internal b	ias ON			ing and synchronous separation.

Notes 1. In dealing with the internal synchronization, cut off external video signals outside the IC. The leakage of external input video signals can be avoided.

- 2. In displaying color superimposition, enter into the OSCIN pin the fsc signal that phase-synchronizes with the color burst of the composite video signals (input to the CVIN pin).
- 3. Erases all the display RAM. The character code turns to blank-FF16, the encode data bit and the blinking bit turn to "1" respectively, and reversed character bit turns to "0".

Supplemental explanation about display control register

(1) How to effect synchronous separation from composite video signals

Synchronous separation is effected as follows depending on the width of L-level of the vertical synchronous period.

- 1. Less than 8.4µs ····· Not to be determined to be a vertical synchronous signal.
- 2. Equal to or higher than 8.4µs but less than 15.6µs ······ When two clocks continue, if take place, it is "L" period is determined to be a vertical synchronization signal.
- 3. Equal to or higher than 15.6µs It is "L" period is determined to be a vertical synchronous signal with no condition.

The determination is made at the timing indicated by V in Fig.3 either in case 2 or in case 3.




Fig. 4 The method of synchronous separation from composite video signal.

(2) Field definition




Fig. 5 Field definition



^{*} A horizontal scanning line number corresponds to slice lines DVP4 through DVP0 (address F116) and to encode lines EVP4 through EVP0 (address F216).

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

(3) Video signal level

VDD: 5.0V, Ta: 25°C

Color	Phase ar	ngle (rad)	Brig	htness leve	l (V)	Amplitude	e ratio (to co	olor burst)
Coloi	NTSC method	PAL, M-PAL method	Min.	Тур.	Max.	Min.	Тур.	Max.
Sync-chip	_	_	1.3	1.5	1.7	_	_	_
Pedestal	_	_	1.9	2.1	2.3	_	_	_
Color burst	0	± 4π /16	1.9	2.1	2.3	_	1.0	_
Black	_	_	2.1	2.3	2.5	_	_	_
Red	$7\pi/16 \pm 2\pi/16$	$\pm 7\pi / 16 \pm 2\pi / 16$	2.3	2.5	2.7	1.5	3.0	4.5
Green	$27\pi/16 \pm 2\pi/16$	$\mp 5\pi/16 \pm 2\pi/16$	2.7	2.9	3.1	1.4	2.8	4.2
Yellow	$\pi/16\pm2\pi/16$	$\pm \pi / 16 \pm 2\pi / 16$	3.1	3.3	3.5	1.0	2.0	3.0
Blue	$17\pi/16 \pm 2\pi/16$	$\mp 15\pi / 16 \pm 2\pi / 16$	2.0	2.2	2.4	1.0	2.0	3.0
Magenta	$11\pi/16 \pm 2\pi/16$	$\pm 11\pi/16 \pm 2\pi/16$	2.5	2.7	2.9	1.4	2.8	4.2
Cyan	$23\pi/16 \pm 2\pi/16$	$\mp 9\pi/16 \pm 2\pi/16$	2.9	3.1	3.3	1.5	3.0	4.5
White	_	_	3.1	3.3	3.5	_	_	_




Fig. 6 Bector phases

(4) Setting RGBON (address F716)

a) When encode is off EFILD1, 0 (address F316) = 0,0

Encode setting ... Not effected

RGBON = "0" Sets background colors depending on BB, BG, and BR (address F616), screen by screen.

RGBON = "1" Sets background colors depending on EC2 to EC0 (address 0016 to EF16), character by char-

acter. The color setting is shown below.

b) When encode is on ... EFILD1, 0 (address F316) = 0, 1 or 1, 0
 Encode setting ... Sets encode data depending on EC2 through

 $\label{eq:condition} \mbox{EC0. (Refer to the encode functions for details.)} \\ \mbox{RGBON} = "0" \mbox{ Sets background colors depending on BB, BG}$

and BR (address F616) screen by screen.

 $RGBON = "1" \dots This setting can not be used.$

(When encode is on, setting RGBON to "1" results in setting both encode data and background colors depending on the same memory (EC2 through EC0), so this setting can not be used.

Color Setting

EC2	EC1	EC0	Color
0	0	0	Black
0	0	1	Red
0	1	0	Green
0	1	1	Yellow
1	0	0	Blue
1	0	1	Magenta
1	1	0	Cyan
1	1	1	White

(5) Port output and BLNK1, CO1 output




Fig. 7 Example of port control

(6) Setting conditions for oscillating or stopping the display clock

	at display clock operating	at display clock stop
STOP1	0	1
DSPON	1	0
CS pin	L	Н

STOP1, DSPON (Address F816)

(7) Setting condition at LEVEL0,1

	Operation state (0	Character display)	Now-working condition			
	Internal synchronous	External synchronous	(no characters are displayed)			
LEVEL0	1	1	0			
LEVEL1	0	1	0			

LEVEL0 (address F616), LEVEL1 (address F816)

DISPLAY FORMS

M35052-XXXSP/FP has the following four display forms as the blanking function, when CO1 and BLNK1 are output.

(1) Character size : Blanking same as the character size.

(2) Border size : Blanking the background as a size from cha-

racter.

(3) Matrix-outline size: Blanking the background as a size from all

character font size.

(4) Matrix-outline : Blanking the background as a size from all

border size character font size.

Border display.

This display format allows each line to be controlled independently, so that two kinds of display formats can be combined on the same screen.




Fig. 8 Display forms at each display mode

DATA INPUT EXAMPLE

Data of display RAM and display control registers can be set by then serial input function. Example of data setting is shown in Figure 9. Owing to automatic address increment, not necessary to enter addresses for the second and subsequent data.

In automatically, the next of address F816 is assigned to address 0016

Fig. 9 shows an example of data serially entered.

Address /Data	DA F	DA E	DA D	DA C	DA B	DA A	DA 9	DA 8	DA 7	DA 6	DA 5	DA 4	DA 3	DA 2	DA 1	DA 0	Remarks
Address (F816)	0	0	0	0	0	0	0	0	1	1	1	1	1	0	0	0	Specify address
Data (F816)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	Display OFF
Data (0016)	0	0	0	REV	BLINK	EC2	EC1	EC0	C7	C6	C5	C4	C3	C2	C1	CO	
Data (0116)	0	0	0	REV	BLINK	EC2	EC1	EC0	C7	C6	C5	C4	C3	C2	C1	CO	
>					}								}				Specify address display RAM 0 to EF16.
Data (EE16)	0	0	0	REV	BLINK	EC2	EC1	EC0	C7	C6	C5	C4	C3	C2	C1	CO	21 10.
Data (EF16)	0	0	0	REV	BLINK	EC2	EC1	EC0	C7	C6	C5	C4	C3	C2	C1	C0	
Data (F016)	0	0	0	W/R	0	1	0	0	1	0	0	0	PTD 1	PTD 0	PTC 1	PTC 0	
Data (F116)	0	0	0	DVP 4	DVP 3	DVP 2	DVP 1	DVP 0	HP 7	HP 6	HP 5	HP 4	HP 3	HP 2	HP 1	HP 0	
Data (F216)	0	0	0	EVP 4	EVP 3	EVP 2	EVP 1	EVP 0	VP 7	VP 6	VP 5	VP 4	VP 3	VP 2	VP 1	VP 0	
Data (F316)	0	0	0	D/V	EFLD 1	EFLD 0	DFLD 1	DFLD 0	VSZ 21	VSZ 20	VSZ 11	VSZ 10	HSZ 21	HSZ 20	HSZ 11	HSZ 10	Specify address
Data (F416)	0	0	0	0	0	SPACE	DSP 9	DSP 8	DSP 7	DSP 6	DSP 5	DSP 4	DSP 3	DSP 2	DSP 1	DSP 0	register F016 to F716.
Data (F516)	0	0	0	0	MB/LB	0	0	0	EQP	PALH	MPAL	INT /NON	N/P	BLINK 2	BLINK 1	BLINK 0	
Data (F616)	0	0	1	0	0	0	LBLACK	LIN 24/32	BLKHF	BB	BG	BR	LEVEL 0	PHASE 2	PHASE 1	PHASE 0	
Data (F716)	0	0	0	0	RGBON	0	CL 17/18	CBLINK	CURS 7	CURS 6	CURS 5	CURS 4	CURS 3	CURS 2	CURS 1	CURS 0	
Data (F816)	0	0	LEVEL 1	EHP 4	EHP 3	EHP 2	EHP 1	EHP 0	RAM ERS	DSPON	STOP 1	STOP IN	SCOR	EX	BLK 1	BLK 0	Display ON

Fig. 9 Example of data setting by the serial input function



SERIAL DATA INPUT TIMING

- (1) The address consists of 16 bits.
- (2) The data consists of 16 bits.
- (3) The 16 bits in the SCK after the $\overline{\text{CS}}$ signal has fallen are the address, and for succeeding input data, the address is incremented every 16 bits.




Fig. 10 Serial input timing

Output timing of decode data

- (1) Setting "1" in the $\overline{\mbox{W}/\mbox{R}}$ register activates output mode.
- (2) Outputs decode data in 16 clocks of the SCK after switching over to output mode. (Don't enter the SCK for more than 16 clocks.)
- (3) Raising the $\overline{\text{CS}}$ signal deactivates output mode. (To switch over to input mode, cause $\overline{\text{CS}}$ to fall.)
- (4) If no data are present, or if data have already been read, 000016 is output.




Fig. 11 Decode data output timing



Encode functions (effective for NTSC only)

(1) Setting encode data

Setting data code (000 - 111) in EC0 through EC2 (bits DA8 through DAA) of the display RAM (addresses 0 through EF16) encodes. A sample setting and data code are shown below.




Fig. 12 An example of data code setting



SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

(2) Setting addresses

Set encode data in EC0 through EC2 of addresses (that correspond to an extent from the first character to the thirteenth character in each line as appearing on the screen.) Set "111" to EC2 through EC0 of all the addresses in which you set no encode data.

Screen																								
	The first character													acter										
line 1	0016	0116	0216	0316	0416	0516	0616	0716	0816	0916	0A16	0B16	0C16	0D16	0E16	0F16	1016	1116	1216	1316	1416	1516	1616	1716
line 2	1816	1916	1A16	1B16	1C16	1D16	1E16	1F16	2016	2116	2216	2316	2416	2516	2616	2716	2816	2916	2A16	2B16	2C16	2D16	2E16	2F16
line 3	3016	3116	3216	3316	3416	3516	3616	3716	3816	3916	3A16	3B16	3C16	3D16	3E16	3F16	4016	4116	4216	4316	4416	4516	46 16	4716
line 4	4816	4916	4A16	4B16	4C16	4D16	4E16	4F16	5016	5116	5216	5316	5416	5516	5616	5716	5816	5916	5A16	5B16	5C16	5D16	5E16	5F16
line 5	6016	6116	6216	6316	6416	6516	6616	6716	6816	6916	6A16	6B16	6C16	6D16	6E16	6F16	7016	7116	7216	7316	7416	7516	7616	7716
line 6	7816	7916	7A16	7B16	7C16	7D16	7E16	7F16	8016	8116	8216	8316	8416	8516	8616	8716	8816	8916	8A16	8B16	8C16	8D16	8E16	8F16
line 7	9016	9116	9216	9316	9416	9516	9616	9716	9816	9916	9A16	9B16	9C16	9D16	9E16	9F16	A016	A116	A216	A316	A416	A516	A616	A716
line 8	A816	A916	AA16	AB16	AC16	AD16	AE16	AF16	B016	B116	B216	B316	B416	B516	B616	B716	B816	B916	BA16	BB16	BC16	BD16	BE16	BF16
line 9	C016	C116	C216	C316	C416	C516	C616	C716	C816	C916	CA ₁₆	CB16	CC16	CD16	CE ₁₆	CF16	D016	D116	D216	D316	D416	D516	D616	D716
line 10	D816	D916	DA16	DB16	DC16	DD16	DE16	DF16	E016	E116	E216	E316	E416	E516	E616	E716	E816	E916	EA16	EB16	EC16	ED16	EE16	EF16
							~																	

Using area for encode data setting

Useless area

Start setting data from the first line. Data set in the lines specified by registers EVP0 through EVP3 (address F216) will be encoded.

Setting data in the second and subsequent lines, it is possible to set encode data to ten consecutive lines from those secified by registers EVP0 to EVP2.

Similarly to encode line N specified by registers EVP0 through EVP2, extending encode lines to line N-1 and to line N+1, it is possible to read encode data more certainly.

Fig.13 Display monitor

(3) Encode data output




Fig. 14 Encode data output

(EHS ≤ 15 setting is forbidden.)

CHARACTER FONT

Images are composed on a 12 \times 18 dot matrix, and characters can be linked vertically and horizontally with other characters to allow the display the continuous symbols.

Character code "FF16" is so fixed as to be blank and to have no background, thus cannot assign a character font to this code.




Fig. 15 Character font and border

Precautions

- (1) Points to note in setting the display RAMs
 - a) Be careful to the edges may sway depending on the combination of character's background color and raster color.




Fig. 16 Example of display

b) If what display exceeds the display area in dealing with external synchronization, (if use double - size characters), set the character code of the addresses lying outside that display area blank code – "FF16".




Fig. 17 Example of display



SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

(2) Before setting registers at the starting of system, be sure to reset the M35052-XXXSP/FP by applying "L" level to the \overline{AC} pin.

(3) Power supply noise

When power supply noise is generated, the internal oscillator circuit does not stabilize, whereby causing horizontal jitters across the picture display. Therefore, connect a bypass capacitor between the power supply and GND.

(4) Synchronous correction action

When switching channel or in the special playback mode (quick playback, rewinding, and so on) of VTR, effect of synchronous correction becomes strong, and distortion of a character is apt to occur because the continuity of video signal is suddenly switched. When the continuity of video signal is out of order, erasure of displayed characters is recommended in a extreme short time to raise the quality of displayed characters.

(5) Notes on fsc signal input

This IC amplifies the subcarrier frequency (fsc) signal (NTSC, M-PAL system: 3.58MHz, PAL system: 4.43MHz) input to the OSCIN pin (17-pin) and generates the composite video signal internally. The amplified fsc signal can be destabilized in the following cases.

- a) When the fSC signal is outside of recommended operating conditions.
- b) When the waveform of the fsc signal is distorted.
- c) When DC level in the fsc waveform fluctuates.

When the amplified signal is unstable, the composite video signal generated inside the IC is also unstable in terms of synchronization with the subcarrier and phase.

Consequently, this results in color flicker and lost synchronization when the composite video signal is generated. Make note of the fact that this may prevent a stable blue background from being formed.

(6) Forbidding to stop entering the fsc signal

This IC doesn't properly work if the fsc signal is not entered into the OSCIN pin (pin 17), so don't stop the fsc signal so as to work the IC. To stop the IC, turn the display off (set 0 in the register DSPON (address F816).)

(7) Forbidding to set data during the period in which the internal oscillation circuit stabilizes

- a) To start entering the fsc signal when its input is stopped.
- b) To start oscillating the oscillation circuit for display when its oscillation is stopped. (to assign "1" to the register STOP1 (address F816) when it is assigned "0", or the like.)
- c) To turn on the internal bias when it is turned off. (to assign "1" to the register LEVEL1 (address F816) when it is assigned "0".) There can be instances in which data are not properly set in the registers until the internal oscillation circuit stabilizes, so follow the steps in sequence as given below.
- Set "0" in the register DSPON (address F816). (the display is turned off)
- 2) Effect the settings a), b), and c) given above.

- 3) Wait 20 ms (the period necessary for the internal oscillation circuit to stabilize) before entering data.
- Set necessary data in other registers, and make the display RAM ready.



M35053-XXXSP/FP PERIPHERAL CIRCUIT




Fig. 18 M35053-XXXSP/FP example of peripheral circuit

TIMING REQUIREMENTS (Ta = -20°C to 70°C, VDD = 5±0.25V, unless otherwise noted)

Symbol	Parameter		Unit		
Symbol	i alametei	Min.	Тур.	Max.	Offic
tw(SCK)	SCK width	400	-		ns
tsu(CS)	CS setup time	200	_	_	ns
th(CS)	CS hold time	2	_	-	μs
tsu(SIN)	SIN setup time	200	_	-	ns
th(SIN)	SIN hold time	200	_	_	ns
tword	1 word writing time	12.8	-	_	μs

Note. When oscillation stop at register STOR1 (address F816), 1V (field term) or more of $tsU(\overline{CS})$ and $th(\overline{CS})$ are needed.




Fig. 19 Serial input timing requirements

ABSOLUTE MAXIMUM RATINGS (VDD = 5V, Ta = -20 to 70°C, unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
VDD	Supply v oltage	With respect to \square	-0.3~6.0	V
VI	Input v oltage		Vss-0.3≤Vl≤VDD+0.3	٧
Vo	Output v oltage		Vss≤Vo≤Vdd	٧
Pd	Power dissipation	Ta=25°C	300	mW
Topr	Operating temper ature		-20~70	°C
Tstg	Storage temper ature		-40~125	°C

RECOMMENDED OPERATING CONDITIONS (VDD = 5V, Ta = -20 to 70°C, unless otherwise noted)

Symbol	Parameter			Limits		Unit
Cyrribor	i arameter		Min.	Тур.	Max.	Oille
VDD	Supply v oltage		4.75	5.00	5.25	V
VIH	"H"le vel input v oltage A C, CS, SIN, SCK,	TESTA, TESTB	0.8XVDD	VDD	VDD	V
VIL	"L" level input v oltage A C, CS, SIN, SCK,	0	0 0 0.2			
VCVIN	CVIN, HOR	_	2.0VP-P	-	V	
Voscin	Input v oltage OSCIN (Note 1)		0.3VP-P	_	4.0VP-P	V
				3.580		
foscin	Synchronous signal oscillation frequency		_	4.434	_	MHz
		(Duty 40~60%)		3.576		
fosc1	Display oscillation frequency	24 charactersX10 lines	_	480×fH (Note 2)	-	MHz
fosc2	Display oscillation nequency	32 charactersX7 lines	_	640XfH (Note 2)	-	MHz

Notes 1. Noise component is within 30mV.

ELECTRICAL CHARACTERISTICS (VDD = 5V, Ta = 25°C, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Тур.	Max.	
VDD	Supply v oltage	Ta=-20~70°C	4.75	5.00	5.25	V
IDD	Supply current	VDD=5.00V	_	30	50	mA
Voн	"H"le vel output v oltage P0, P1, SIN	VDD=4.75V, IOH=-0.4mA	3.75	-	_	V
VoL	"L" level output v oltage P0, P1, SIN	VDD=4.75V, IOL=0.4mA	_	-	0.4	V
Rı	Pull-up resistance	VDD=5.00V	10	30	100	kΩ
KI	AC, CS, SCK, SIN, TESTB					
VOH_a	"H" level output v oltage EDO	VDD=5.00V, IOH=-0.04mA	4.0	-	_	V
VOM_a	"M"le vel output v oltage EDO	VDD=5.00V, IOM=±0.04mA	0.4	2.3	4.0	V
VOL_a	"L" level output v oltage EDO	VDD=5.00V, IOL=0.04mA	-	-	0.4	V

VIDEO SIGNAL INPUT CONDITIONS (VDD = 5V, Ta = -20 to 70°C, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Тур.	Max.	
VIN-SC	Composite video signal input clamp v oltage	Sync-chip v oltage	_	1.5	-	V



^{2.} fH: Horizontal synchronous frequency (MHz).

Note for Supplying Power

(1) Timing of power supplying to \overline{AC} pin

The internal circuit of M35052-XXXSP/FP is reset when the level of the auto clear input pin \overline{AC} is "L". This pin is hysteresis input with the pull-up resistor. The timing about power supplying of \overline{AC} pin is shown in Figure 20. tw is the interval after the supply voltage becomes 0.8 X VDD or more and before the supply voltage to the \overline{AC} pin (V \overline{AC}) becomes 0.2 X VDD or more.

After supplying the power (VDD and VSS) to M35052-XXXSP/FP, the tw time must be reserved for 1ms or more. Before starting

input from the microcomputer, the waiting time (ts) must be reserved for 500ms after the supply voltage to the \overline{AC} pin becomes 0.8 \times VDD or more.

(2) Timing of power supplying to VDD1 pin and VDD2 pin The power need to supply to VDD1 and VDD2 at a time, though it is separated perfectly between the VDD1 as the digital line and the VDD2 as the analog line.




Fig. 20 Timing of power supplying to \overline{AC} pin

PRECAUTION FOR USE

Notes on noise and latch-up

Connect a capacitor (approx. 0.1 °F) between pins VDD and Vss at the shortest distance using relatively thick wire to prevent noise and latch up.

ROM ORDERING METHOD

Please submit the information described below when ordering Mask ROM.

- (1) ROM Order Confirmation Form1
- (2) Data to be written into mask ROM EPROM (three sets containing the identical data)
- (4) Program for character font generating + froppy disk in which character data is input



MITSUBISHI MICROCOMPUTERS

M35053-XXXSP/FP

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

STANDARD ROM TYPE: M35053-001SP/FP

M35053-001SP/FP is a standard ROM type of M35053-XXXSP/FP character patterns are fixed to the contents of Figure 21 to 24.






Fig. 21 M35053-001SP/FP character pattern (1)




Fig. 22 M35053-001SP/FP character pattern (2)





Fig. 23 M35053-001SP/FP character pattern (3)






Fig. 24 M35053-001SP/FP character pattern (4)



PACKAGE OUTLINE





SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

Renesas Technology Corp.

Nippon Bldg.,6-2,Otemachi 2-chome,Chiyoda-ku,Tokyo,100-0004 Japan

Keep safety first in your circuit designs!

Mitsubish Electric Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of non-flammable material or (iii) prevention against any malfunction or mishap.

- These materials are intended as a reference to assist our customers in the selection of the Mitsubishi semiconductor product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Mitsubishi Electric Corporation or a third party.

 Mitsubishi Electric Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples
- Misubishi Electric Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.

 All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Misubishi Electric Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Misubishi Electric Corporation or an authorized Misubishi Semiconductor product distributor for the latest product information before purchasing a product listed herein. The information described here may contain technical inaccuracies or typographical errors. Misubishi Electric Corporation assumes no responsibility or any damage, liability, or other loss resisting from these inaccuracies or errors. Please also pay attention to information published by Misubishi Electric Corporation assumes, including the Misubishi Electric Corporation assumes no responsibility of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information and products. Misubishi Electric Corporation assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.

 Misubishi Electric Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Misubishi Electric Corporation assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.

 Misubishi Electric Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially

- If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.
 Any diversion or reexport contrary to the export control control part and the control destination.
 Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
 Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for further details on these materials or the products contained therein.



REVISION DESCRIPTION LIST

M35053-XXXSP/FP DATA SHEET

Rev. No.	Revision Description	Rev. date
1.0	First Edition	980402
1.1	P44 20P2Q-A (20-PIN SSOP) MARK SPECIFICATION FORM B: Note 4 added	000707
1.2	Delete Mask ROM ORDER CONFIRMATION FORM and MASK SPECIFICATION FORM	000829