

2 x 12 W HI-FI AUDIO POWER AMPLIFIER

GENERAL DESCRIPTION

The TDA1521/TDA1521Q is a dual hi-fi audio power amplifier encapsulated in a 9-lead plastic power package. The device is especially designed for mains fed applications (e.g. stereo tv sound and stereo radio).

Features

- Requires very few external components
- Input muted during power-on and off (no switch-on or switch-off clicks)
- Low offset voltage between output and ground
- Excellent gain balance between channels
- Hi-fi according to IEC 268 and DIN 45500
- Short-circuit-proof
- Thermally protected

QUICK REFERENCE DATA

Stereo applications

| | | |
|---|---------------|---------------------------|
| Supply voltage range | V_p | $\pm 7,5$ to $\pm 21,0$ V |
| Output power at THD = 0,5%, $V_p = \pm 16$ V | P_o | typ. 12 W |
| Voltage gain | G_v | typ. 30 dB |
| Gain balance between channels | ΔG_v | typ. 0,2 dB |
| Ripple rejection | SVRR | typ. 60 dB |
| Channel separation | α | typ. 70 dB |
| Noise output voltage | $V_{no(rms)}$ | typ. 70 μ V |

PACKAGE OUTLINES

TDA1521: 9-lead single in-line; plastic power (SOT131).

TDA1521Q: 9-lead SIL-bent-to-DIL; plastic power (SOT157).

TDA1521
TDA1521Q




Fig. 1 Block diagram.

PINNING

| | | | | | |
|---|-------|---|---|-------|--|
| 1 | -INV1 | non-inverting input 1 | 5 | -Vp | { negative supply (symmetrical) ground (asymmetrical) |
| 2 | INV1 | inverting input 1 | 6 | OUT2 | output 2 |
| 3 | GND | { ground (symmetrical) ½ Vp (asymmetrical) | 7 | +Vp | positive supply |
| 4 | OUT1 | output 1 | 8 | INV2 | inverting input 2 |
| | | | 9 | -INV2 | non-inverting input 2 |

FUNCTIONAL DESCRIPTION

This hi-fi stereo power amplifier is designed for mains fed applications. The circuit is designed for both symmetrical and asymmetrical power supply systems. An output power of 2 x 12 watts (THD = 0,5%) can be delivered into an 8 Ω load with a symmetrical power supply of ± 16 V.

The gain is fixed internally at 30 dB. Internal gain fixing gives low gain spread and very good balance between the amplifiers (0,2 dB).

A special feature of this device is a mute circuit which suppresses unwanted input signals during switching on and off. Referring to Fig. 13, the 100 μ F capacitor creates a time delay when the voltage at pin 3 is lower than an internally fixed reference voltage. During the delay the amplifiers remain in their DC operating mode but are isolated from the non-inverting inputs on pins 1 and 9.

Two thermal protection circuits are provided, one monitors the average junction temperature and the other the instantaneous temperature of the power transistors. Both protection circuits activate at 150 $^{\circ}$ C allowing safe operation to a maximum junction temperature of 150 $^{\circ}$ C without added distortion.

RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

| parameter | conditions | symbol | min. | max. | unit |
|--|--|-------------------------------------|------------|------------|------------------|
| Supply voltage | pin 7 pin 5 | $V_p = V_{7-3}$ $-V_p = V_{5-3}$ | — | +21 -21 | V V |
| Non-repetitive peak output current | pins 4 and 6 see Fig. 2 | I_{OSM} | — | 4 | A |
| Total power dissipation | | P_{tot} | | | |
| Storage temperature range | | T_{stg} | -55 | +150 | $^{\circ}$ C |
| Junction temperature | | T_j | — | 150 | $^{\circ}$ C |
| Short-circuit time: outputs short-circuited to ground (full signal drive) | see note symmetrical power supply asymmetrical power supply; $V_p < 32$ V (unloaded); $R_i \geq 4 \Omega$ | t_{sc} t_{sc} | — — | 1 1 | hour hour |

Note

For asymmetrical power supplies (at short circuiting of the load) the maximum supply voltage is limited to $V_p = 28$ V. If the total internal resistance of the supply (R_i) $> 4 \Omega$, the maximum unloaded supply voltage is increased to 32 V.




Fig. 2 Power derating curve.

THERMAL RESISTANCE

From junction to case

$$R_{th\ j-c} = 2,5\ K/W$$

HEATSINK DESIGN EXAMPLE

With derating of 2,5 K/W, the value of heatsink thermal resistance is calculated as follows:

given $R_L = 8\ \Omega$ and $V_p = \pm 16\ V$, the measured maximum dissipation is 14,6 W; then, for a maximum ambient temperature of 65 °C, the required thermal resistance of the heatsink is

$$R_{th\ h-a} = \frac{150 - 65}{14,6} - 2,5 = 3,3\ K/W$$

Note: The internal metal block (heatsink) has the same potential as pin 5 ($-V_p$)

CHARACTERISTICS

| parameter | conditions | symbol | min. | typ. | max. | unit |
|--|------------------------|---------------|-----------|------------|------------|------------|
| Supply voltage range | | | | | | |
| operating mode | | V_P | $\pm 7,5$ | $\pm 16,0$ | $\pm 21,0$ | V |
| input mute mode | | V_P | $\pm 2,0$ | — | $\pm 5,8$ | V |
| Repetitive peak output current | | I_{ORM} | 2,2 | — | — | A |
| Operating mode: symmetrical power supply; test circuit as per Fig. 12; $V_P = \pm 16$ V; $R_L = 8 \Omega$; $T_{amb} = 25^\circ\text{C}$; $f = 1$ kHz | | | | | | |
| Total quiescent current | without R_L | I_{tot} | 18 | 40 | 70 | mA |
| Output power | THD = 0,5% | P_o | 10 | 12 | — | W |
| | THD = 10% | P_o | 12 | 15 | — | W |
| Total harmonic distortion | $P_o = 6$ W | THD | — | 0,15 | 0,2 | % |
| Power bandwidth | THD = 0,5% note 1 | B | | 20 to 20k | | Hz |
| | | | | | | |
| Voltage gain | | G_v | 29 | 30 | 31 | dB |
| Gain balance | | ΔG_v | — | 0,2 | 1,0 | dB |
| Noise output voltage (r.m.s. value); unweighted (20 Hz to 20 kHz) | $R_S = 2$ k Ω | $V_{no(rms)}$ | — | 70 | 140 | μ V |
| Input impedance | | $ Z_i $ | 14 | 20 | 26 | k Ω |
| Ripple rejection | note 2 | SVRR | 40 | 60 | — | dB |
| Channel separation | $R_S = 0 \Omega$ | α | 46 | 70 | — | dB |
| Input bias current | | I_{ib} | — | 0,3 | — | μ A |
| DC output offset voltage | with respect to ground | V_{OFF} | — | 30 | 200 | mV |
| Input mute mode: symmetrical power supply; test circuit as per Fig. 12; $V_P = \pm 4$ V; $R_L = 8 \Omega$; $T_{amb} = 25^\circ\text{C}$; $f = 1$ kHz | | | | | | |
| Total quiescent current | without R_L | I_{tot} | 9 | 30 | 40 | mA |
| Output voltage | $V_i = 600$ mV | V_{out} | — | 0,6 | 1,8 | mV |
| Noise output voltage (r.m.s. value); unweighted (20 Hz to 20 kHz) | $R_S = 2$ k Ω | $V_{no(rms)}$ | — | 70 | 140 | μ V |
| Ripple rejection | note 2 | SVRR | 35 | 55 | — | dB |
| DC output offset voltage | with respect to ground | V_{OFF} | — | 40 | 200 | mV |

CHARACTERISTICS (continued)

| parameter | conditions | symbol | min. | typ. | max. | unit |
|---|--------------------------|---------------|------|--------------|------|------------------|
| Operating mode: asymmetrical power supply; test circuit as per Fig. 13; $V_S = 24\text{ V}$; $R_L = 8\ \Omega$; $T_{amb} = 25\text{ }^\circ\text{C}$; $f = 1\text{ kHz}$ | | | | | | |
| Total quiescent current | | I_{tot} | 18 | 40 | 70 | mA |
| Output power | THD = 0,5% | P_O | 5 | 6 | — | W |
| | THD = 10% | P_O | 6,5 | 8 | — | W |
| Total harmonic distortion | $P_O = 4\text{ W}$ | THD | — | 0,13 | 0,2 | % |
| Power bandwidth | THD = 0,5% note 1 | B | | 40 to 20k | | Hz |
| | | G_V | 29 | 30 | 31 | dB |
| Voltage gain | | ΔG_V | — | 0,2 | 1 | dB |
| Gain balance | | | | | | |
| Noise output voltage (r.m.s. value); unweighted (20 Hz to 20 kHz) | $R_S = 2\text{ k}\Omega$ | $V_{no(rms)}$ | — | 70 | 140 | μV |
| Input impedance | | $ Z_i $ | 14 | 20 | 26 | $\text{k}\Omega$ |
| Ripple rejection | | SVRR | 35 | 44 | — | dB |
| Channel separation | $R_S = 0\ \Omega$ | α | — | 45 | — | dB |

Notes to the characteristics

1. Power bandwidth at P_O max -3 dB .
2. Ripple rejection at $R_S = 0\ \Omega$, $f = 100\text{ Hz}$ to 20 kHz ;
ripple voltage = 200 mV (r.m.s. value) applied to positive or negative supply rail.

APPLICATION INFORMATION

Input mute circuit

The input mute circuit operates only during switching on and off of the supply voltage. The circuit compares the $\frac{1}{2}$ supply voltage (at pin 3) with an internally fixed reference voltage (V_{ref}), derived directly from the supply voltage. When the voltage at pin 3 is lower than V_{ref} the non-inverting inputs (pins 1 and 9) are disconnected from the amplifier. The voltage at pin 3 is determined by an internal voltage divider and the external $100\ \mu\text{F}$ capacitor.

During switching on, a time delay is created between the reference voltage and the voltage at pin 3, during which the input terminal is disconnected, (as illustrated in Fig. 3).




Fig. 3 Input mute circuit; time delay.

APPLICATION INFORMATION (continued)




Fig. 4 Output power as a function of supply voltage, symmetrical supply; $R_L = 8 \Omega$; $f = 1 \text{ kHz}$.




Fig. 5 Distortion as a function of frequency; symmetrical supply; $V_p = \pm 16 \text{ V}$; $R_L = 8 \Omega$; $P_o = 6 \text{ W}$.




Fig. 6 Supply voltage ripple rejection; symmetrical supply; $V_p = \pm 16 \text{ V}$; $V_{RR} = 200 \text{ mV}$.




Fig. 7 Power dissipation as a function of output power; symmetrical supply; $V_p = \pm 16 \text{ V}$; $R_L = 8 \Omega$; $f = 1 \text{ kHz}$.




Fig. 8 Output power as a function of supply voltage; asymmetrical supply; $R_L = 8 \Omega$; $f = 1 \text{ kHz}$.




Fig. 9 Distortion as a function of frequency; asymmetrical supply; $V_S = 24 \text{ V}$; $R_L = 8 \Omega$; $P_O = 4 \text{ W}$.




Fig. 10 Supply voltage ripple rejection; asymmetrical supply; $V_S = 24 \text{ V}$; $V_{RR} = 200 \text{ mV}$.






Fig. 11 Output power as a function of supply voltage; asymmetrical supply; $R_L = 4 \Omega$; $f = 1 \text{ kHz}$.



1 To be connected as close as possible to the IC
Fig. 12 Test and application circuit; symmetrical power supply.



1 To be connected as close as possible to the IC
Fig. 13 Test and application circuit; asymmetrical power supply.