

FEATURES

512K x 8 MRAM Memory

- Fast 35ns Read/Write Cycle
- SRAM Compatible Timing, Uses Existing SRAM Controllers Without Redesign
- Unlimited Read & Write Endurance
- Data Always Non-volatile for >20 years at Temperature
- One Memory Replaces Flash, SRAM, EEPROM and BBSRAM in System for Simpler, More Efficient Design
- Replace battery-backed SRAM solutions with MRAM to eliminate battery assembly, improving reliability
- 3.3 Volt Power Supply
- Automatic Data Protection on Power Loss
- Commercial, Industrial, Automotive Temperatures
- **RoHS-Compliant** SRAM TSOP2 Package
- **RoHS-Compliant** SRAM BGA Package
- AEC-Q100 Grade 1 Qualified



INTRODUCTION

The **MR2A08A** is a 4,194,304-bit magnetoresistive random access memory (MRAM) device organized as 524,288 words of 8 bits. The MR2A08A offers SRAM compatible 35ns read/write timing with unlimited endurance. Data is always non-volatile for greater than 20 years. Data is automatically protected on power loss by low-voltage inhibit circuitry to prevent writes with voltage out of specification.

The MR2A08A is the ideal memory solution for applications that must permanently store and retrieve critical data and programs quickly.

The **MR2A08A** is available in a small footprint 400-mil, 44-lead plastic small-outline TSOP type 2 package or an 8 mm x 8 mm, 48-pin ball grid array (BGA) package with 0.75 mm ball centers. These packages are compatible with similar low-power SRAM products and other non-volatile RAM products.

The **MR2A08A** provides highly reliable data storage over a wide range of temperatures. The product is offered with commercial temperature range (0 to +70 °C), industrial temperature range (-40 to +85 °C), and AEC-Q100 Grade 1 temperature range (-40 to +125 °C) options.

CONTENTS

1. DEVICE PIN ASSIGNMENT.....	2
2. ELECTRICAL SPECIFICATIONS.....	4
3. TIMING SPECIFICATIONS.....	7
4. ORDERING INFORMATION.....	11
5. MECHANICAL DRAWING.....	12
6. REVISION HISTORY.....	14
How to Reach Us.....	14

1. DEVICE PIN ASSIGNMENT

Figure 1.1 Block Diagram






Table 1.1 Pin Functions

Signal Name	Function
A	Address Input
$\overline{E}$	Chip Enable
$\overline{W}$	Write Enable
$\overline{G}$	Output Enable
DQ	Data I/O
V_{DD}	Power Supply
V_{SS}	Ground
DC	Do Not Connect
NC	No Connection - Pin 2, 43 (TSOPII); Ball H6, G2 (BGA) Reserved For Future Expansion

Figure 1.2 Pin Diagrams for Available Packages (Top View)



44 Pin TSOP2



48 Pin FBGA

Table 1.2 Operating Modes

$\overline{E}^1$	$\overline{G}^1$	$\overline{W}^1$	Mode	V_{DD} Current	DQ[7:0] ²
H	X	X	Not selected	I_{SB1}, I_{SB2}	Hi-Z
L	H	H	Output disabled	I_{DDR}	Hi-Z
L	L	H	Byte Read	I_{DDR}	D_{Out}
L	X	L	Byte Write	I_{DDW}	D_{in}

¹ H = high, L = low, X = don't care

² Hi-Z = high impedance

2. ELECTRICAL SPECIFICATIONS

Absolute Maximum Ratings

This device contains circuitry to protect the inputs against damage caused by high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage greater than maximum rated voltages to these high-impedance (Hi-Z) circuits.

The device also contains protection against external magnetic fields. Precautions should be taken to avoid application of any magnetic field more intense than the maximum field intensity specified in the maximum ratings.

Table 2.1 Absolute Maximum Ratings¹

Symbol	Parameter	Temp Range	Package	Value	Unit
V_{DD}	Supply voltage ²	-	-	-0.5 to 4.0	V
V_{IN}	Voltage on any pin ²	-	-	-0.5 to $V_{DD} + 0.5$	V
I_{OUT}	Output current per pin	-	-	± 20	mA
P_D	Package power dissipation ³	-	Note 3	0.600	W
T_{BIAS}	Temperature under bias	Commercial	-	-10 to 85	°C
		Industrial	-	-45 to 95	
		AEC-Q100 Grade 1	-	-45 to 130	
T_{stg}	Storage Temperature	-	-	-55 to 150	°C
T_{Lead}	Lead temperature during solder (3 minute max)	-	-	260	°C
H_{max_write}	Maximum magnetic field during write	Commercial	TSOP2, BGA	2,000	A/m
		Industrial	BGA	2,000	
			TSOP2	10,000	
		AEC-Q100 Grade 1	TSOP2	2,000	
H_{max_read}	Maximum magnetic field during read or standby	Commercial	TSOP2, BGA	8,000	A/m
		Industrial	BGA	8,000	
			TSOP2	10,000	
		AEC-Q100 Grade 1	TSOP2	8,000	

Notes:

1. Permanent device damage may occur if absolute maximum ratings are exceeded. Functional operation should be restricted to recommended operating conditions. Exposure to excessive voltages or magnetic fields could affect device reliability.
2. All voltages are referenced to V_{SS} .
3. Power dissipation capability depends on package characteristics and use environment.

Table 2.2 Operating Conditions

Parameter	Symbol	Min	Typical	Max	Unit
Power supply voltage ¹	V_{DD}	3.0	3.3	3.6	V
Write inhibit voltage	V_{WI}	2.5	2.7	3.0 ¹	V
Input high voltage	V_{IH}	2.2	-	$V_{DD} + 0.3$ ²	V
Input low voltage	V_{IL}	-0.5 ³	-	0.8	V
Temperature under bias					
MR2A08A (Commercial)	T_A	0		70	°C
MR2A08AC (Industrial)		-40		85	
MR2A08AM (AEC-Q100 Grade 1) ⁴		-40		125	

¹ There is a 2 ms startup time once V_{DD} exceeds $V_{DD}(\min)$. See **Power Up and Power Down Sequencing** below.

² $V_{IH}(\max) = V_{DD} + 0.3 V_{DC}$; $V_{IH}(\max) = V_{DD} + 2.0 V_{AC}$ (pulse width ≤ 10 ns) for $I \leq 20.0$ mA.

³ $V_{IL}(\min) = -0.5 V_{DC}$; $V_{IL}(\min) = -2.0 V_{AC}$ (pulse width ≤ 10 ns) for $I \leq 20.0$ mA.

⁴ AEC-Q100 Grade 1 temperature profile assumes 10% duty cycle at maximum temperature (2-years out of 20-year life)

Power Up and Power Down Sequencing

The MRAM is protected from write operations whenever V_{DD} is less than V_{WI} . As soon as V_{DD} exceeds $V_{DD}(\min)$, there is a startup time of 2 ms before read or write operations can start. This time allows memory power supplies to stabilize.

The $\bar{E}$ and $\bar{W}$ control signals should track V_{DD} on power up to $V_{DD} - 0.2$ V or V_{IH} (whichever is lower) and remain high for the startup time. In most systems, this means that these signals should be pulled up with a resistor so that signal remains high if the driving signal is Hi-Z during power up. Any logic that drives $\bar{E}$ and $\bar{W}$ should hold the signals high with a power-on reset signal for longer than the startup time.

During power loss or brownout where V_{DD} goes below V_{WI} , writes are protected and a startup time must be observed when power returns above $V_{DD}(\min)$.

Figure 2.1 Power Up and Power Down Diagram




Table 2.3 DC Characteristics

Parameter	Symbol	Min	Max	Unit
Input leakage current	$I_{lkg(I)}$	-	± 1	μA
Output leakage current	$I_{lkg(O)}$	-	± 1	μA
Output low voltage ($I_{OL} = +4 \text{ mA}$) ($I_{OL} = +100 \mu A$)	V_{OL}	-	0.4 $V_{SS} + 0.2$	V
Output high voltage ($I_{OL} = -4 \text{ mA}$) ($I_{OL} = -100 \mu A$)	V_{OH}	2.4 $V_{DD} - 0.2$	-	V

Table 2.4 Power Supply Characteristics

Parameter	Symbol	Typical	Max	Unit
AC active supply current - read modes ¹ ($I_{OUT} = 0 \text{ mA}$, $V_{DD} = \text{max}$)	I_{DDR}	30	66	mA
AC active supply current - write modes ¹ ($V_{DD} = \text{max}$)	I_{DDW}			
Commercial Grade		90	135	mA
Industrial Grade		90	135	
AEC-Q100 Grade		90	135	
AC standby current ($V_{DD} = \text{max}$, $\bar{E} = V_{IH}$) <i>no other restrictions on other inputs</i>	I_{SB1}	13	20	mA
CMOS standby current ($\bar{E} \geq V_{DD} - 0.2 \text{ V}$ and $V_{In} \leq V_{SS} + 0.2 \text{ V}$ or $\geq V_{DD} - 0.2 \text{ V}$) ($V_{DD} = \text{max}$, $f = 0 \text{ MHz}$)	I_{SB2}	8	10	mA

¹ All active current measurements are measured with one address transition per cycle and at minimum cycle time.

3. TIMING SPECIFICATIONS

Table 3.1 Capacitance¹

Parameter	Symbol	Typical	Max	Unit
Address input capacitance	C_{In}	-	6	pF
Control input capacitance	C_{In}	-	6	pF
Input/Output capacitance	$C_{I/O}$	-	8	pF

¹ $f = 1.0 \text{ MHz}$, $dV = 3.0 \text{ V}$, $T_A = 25^\circ \text{C}$, periodically sampled rather than 100% tested.

Table 3.2 AC Measurement Conditions

Parameter	Value	Unit
Logic input timing measurement reference level	1.5	V
Logic output timing measurement reference level	1.5	V
Logic input pulse levels	0 or 3.0	V
Input rise/fall time	2	ns
Output load for low and high impedance parameters	See Figure 3.1	
Output load for all other timing parameters	See Figure 3.2	

Figure 3.1 Output Load Test Low and High





Figure 3.2 Output Load Test All Others



Read Mode

Table 3.3 Read Cycle Timing¹


Parameter	Symbol	Min	Max	Unit
Read cycle time	t_{AVAV}	35	-	ns
Address access time	t_{AVQV}	-	35	ns
Enable access time ²	t_{ELQV}	-	35	ns
Output enable access time	t_{GLQV}	-	15	ns
Output hold from address change	t_{AXQX}	3	-	ns
Enable low to output active ³	t_{ELQX}	3	-	ns
Output enable low to output active ³	t_{GLQX}	0	-	ns
Enable high to output Hi-Z ³	t_{EHQZ}	0	15	ns
Output enable high to output Hi-Z ³	t_{GHQZ}	0	10	ns

¹ $\overline{W}$ is high for read cycle. Power supplies must be properly grounded and decoupled, and bus contention conditions must be minimized or eliminated during read or write cycles.

² Addresses valid before or at the same time $\overline{E}$ goes low.

³ This parameter is sampled and not 100% tested. Transition is measured ± 200 mV from the steady-state voltage.

Figure 3.3A Read Cycle 1



Note: Device is continuously selected ($\overline{E} \leq V_{IL}$, $\overline{G} \leq V_{IL}$).

Figure 3.3B Read Cycle 2




Table 3.4 Write Cycle Timing 1 ($\overline{W}$ Controlled)¹

Parameter	Symbol	Min	Max	Unit
Write cycle time ²	t_{AVAV}	35	-	ns
Address set-up time	t_{AVWL}	0	-	ns
Address valid to end of write ($\overline{G}$ high)	t_{AVWH}	18	-	ns
Address valid to end of write ($\overline{G}$ low)	t_{AVWH}	20	-	ns
Write pulse width ($\overline{G}$ high)	t_{WLWH} t_{WLEH}	15	-	ns
Write pulse width ($\overline{G}$ low)	t_{WLWH} t_{WLEH}	15	-	ns
Data valid to end of write	t_{DVWH}	10	-	ns
Data hold time	t_{WHDH}	0	-	ns
Write low to data Hi-Z ³	t_{WLQZ}	0	12	ns
Write high to output active ³	t_{WHQX}	3	-	ns
Write recovery time	t_{WHAX}	12	-	ns

¹ All write occurs during the overlap of $\overline{E}$ low and $\overline{W}$ low. Power supplies must be properly grounded and decoupled and bus contention conditions must be minimized or eliminated during read and write cycles. If $\overline{G}$ goes low at the same time or after $\overline{W}$ goes low, the output will remain in a high impedance state. After $\overline{W}$ or $\overline{E}$ has been brought high, the signal must remain in steady-state high for a minimum of 2 ns. The minimum time between $\overline{E}$ being asserted low in one cycle to $\overline{E}$ being asserted low in a subsequent cycle is the same as the minimum cycle time allowed for the device.

² All write cycle timings are referenced from the last valid address to the first transition address.

³ This parameter is sampled and not 100% tested. Transition is measured ± 200 mV from the steady-state voltage. At any given voltage or temperature, $t_{WLQZ}(\text{max}) < t_{WHQX}(\text{min})$


Figure 3.4 Write Cycle Timing 1 ($\overline{W}$ Controlled)


Table 3.5 Write Cycle Timing 2 ($\bar{E}$ Controlled) ¹

Parameter	Symbol	Min	Max	Unit
Write cycle time ²	t_{AVAV}	35	-	ns
Address set-up time	t_{AVEL}	0	-	ns
Address valid to end of write ($\bar{G}$ high)	t_{AVEH}	18	-	ns
Address valid to end of write ($\bar{G}$ low)	t_{AVEH}	20	-	ns
Enable to end of write ($\bar{G}$ high)	t_{ELEH} t_{ELWH}	15	-	ns
Enable to end of write ($\bar{G}$ low) ³	t_{ELEH} t_{ELWH}	15	-	ns
Data valid to end of write	t_{DVEH}	10	-	ns
Data hold time	t_{EHDX}	0	-	ns
Write recovery time	t_{EHAX}	12	-	ns

¹ All write occurs during the overlap of $\bar{E}$ low and $\bar{W}$ low. Power supplies must be properly grounded and decoupled and bus contention conditions must be minimized or eliminated during read and write cycles. If $\bar{G}$ goes low at the same time or after $\bar{W}$ goes low, the output will remain in a high impedance state. After $\bar{W}$ or $\bar{E}$ has been brought high, the signal must remain in steady-state high for a minimum of 2 ns. The minimum time between $\bar{E}$ being asserted low in one cycle to $\bar{E}$ being asserted low in a subsequent cycle is the same as the minimum cycle time allowed for the device.

² All write cycle timings are referenced from the last valid address to the first transition address.

³ If E goes low at the same time or after W goes low, the output will remain in a high-impedance state. If E goes high at the same time or before W goes high, the output will remain in a high-impedance state.

Figure 3.5 Write Cycle Timing 2 ($\bar{E}$ Controlled)

4. ORDERING INFORMATION

Figure 4.1 Part Numbering System





Table 4.1 Available Parts

Part Number	Description	Package	Ship Pack	Temp Range
MR2A08AYS35	3.3 V 512Kx8 MRAM Commercial	44-TSOP2	Tray	0 to +70 °C
MR2A08ACYS35	3.3 V 512Kx8 MRAM Industrial	44-TSOP2	Tray	-40 to +85 °C
MR2A08AMYS35	3.3 V 512Kx8 MRAM AEC-Q100 Grade 1	44-TSOP2	Tray	-40 to +125 °C
MR2A08AYS35R	3.3 V 512Kx8 MRAM Commercial	44-TSOP2	Tape & Reel	0 to +70 °C
MR2A08ACYS35R	3.3 V 512Kx8 MRAM Industrial	44-TSOP2	Tape & Reel	-40 to +85 °C
MR2A08AMYS35R	3.3 V 512Kx8 MRAM AEC-Q100 Grade 1	44-TSOP2	Tape & Reel	-40 to +125 °C
MR2A08AMA35	3.3 V 512Kx8 MRAM Commercial	48-BGA	Tray	0 to +70 °C
MR2A08ACMA35	3.3 V 512Kx8 MRAM Industrial	48-BGA	Tray	-40 to +85 °C
MR2A08AMA35R	3.3 V 512Kx8 MRAM T&R Commercial	48-BGA	Tape & Reel	0 to +70 °C
MR2A08ACMA35R	3.3 V 512Kx8 MRAM T&R Industrial	48-BGA	Tape & Reel	-40 to +85 °C

5. MECHANICAL DRAWING

Figure 5.1 TSOP2



Print Version Not To Scale

1. Dimensions and tolerances per ASME Y14.5M - 1994.

2. Dimensions in Millimeters.

3. Dimensions do not include mold protrusion.

4. Dimension does not include DAM bar protrusions.

DAM Bar protrusion shall not cause the lead width to exceed 0.58.

The drawing consists of three views: TOP VIEW, BOTTOM VIEW, and SIDE VIEW.

TOP VIEW: Shows a rectangular part with a width of 8. A feature is labeled "A1 INDEX AREA". A dimension of 4X is shown with a feature callout box containing a semi-circular symbol and the value 0.15.

BOTTOM VIEW: Shows a rectangular part with a width of 8. A feature is labeled "A1 INDEX AREA". A dimension of 5X 0.75 is shown. A feature callout box contains the value 0.375. A feature callout box contains the value 7X 0.75. A feature callout box contains the value 48X $\phi 0.35$ $\phi 0.25$ and a triangle symbol with the value 3. A feature callout box contains the values $\phi 0.15$ (M), A, B, C and $\phi 0.08$ (M), A. A feature callout box contains the value 0.25 and 0.15. A feature callout box contains the value 1.02. A feature callout box contains the value 1.35 MAX.

SIDE VIEW: Shows the profile of the part. A feature is labeled "SEATING PLANE". A feature callout box contains the value 48X and a feature callout box contains the value 0.08 A. A feature callout box contains the value 0.2 A. A feature callout box contains the value 5. A feature callout box contains the value 4.

1. Dimensions in Millimeters.
2. Dimensions and tolerances per ASME Y14.5M - 1994.
3. Maximum solder ball diameter measured parallel to DATUM A
4. DATUM A, the seating plane is determined by the spherical crowns of the solder balls.
5. Parallelism measurement shall exclude any effect of mark on top surface of package.

6. REVISION HISTORY

Revision	Date	Description of Change
1	Oct 29, 2007	Designate pin 23, 24, 42 of TSOPII as DC "Don't Connect" pins since these pins should remain floating at all times. Functional operation of E2 pin defined.
2	Sep 12, 2008	Reformat Datasheet for Everspin, Delete E2 pin Function, Add BGA Package Information Add Tape & Reel Part Numbers, Add Power Sequencing Info, Correct IOH Spec For VOH to -100 uA, Correct ac Test Conditions
3	Apr 10, 2009	Add typical and worst case current specifications
4	July 6, 2009	Changed datasheet from Preliminary to Production except where noted. Updated format.
5	Dec 16, 2011	Added AEC-Q100 Grade 1 temp performance specifications to Table 2.1, Table 2.2, addition of AEC-Q100 Grade 1 and revision of I_{DDW} Typical values in Table 2.4. AEC-Q100 Grade 1 ordering options added to Figure 4.1 and Table 4.1. Changed TSOP-II to TSOP2 everywhere. New logo design. Cosmetic revision to Table 2.1.
6	August 2, 2012	Improved magnetic immunity for Industrial and Extended Grades. Revised Power Up/Power Down Diagram.
6.1	May 19, 2015	Revised contact information.
6.2	June 11, 2015	Corrected Japan Sales Office telephone number.

Home Page:

www.everspin.com

World Wide Information Request**WW Headquarters - Chandler, AZ**

1347 N. Alma School Road, Suite 220
Chandler, Arizona 85224

Tel: +1-877-347-MRAM (6726)

Local Tel: +1-480-347-1111

Europe, Middle East and Africa

Everspin Sales Office

Tel: +49 8168 998019

Japan

Everspin Sales Office

Tel: +1 (719) 650-5012

Asia Pacific

Everspin Sales Office

Tel: +86-136-0307-6129

Fax: +1-480-347-1175

HOW TO CONTACT US

Everspin Technologies, Inc.

Information in this document is provided solely to enable system and software implementers to use Everspin Technologies products. There are no express or implied licenses granted hereunder to design or fabricate any integrated circuit or circuits based on the information in this document. Everspin Technologies reserves the right to make changes without further notice to any products herein. Everspin makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Everspin Technologies assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters, which may be provided in Everspin Technologies data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters including "Typicals" must be validated for each customer application by customer's technical experts. Everspin Technologies does not convey any license under its patent rights nor the rights of others. Everspin Technologies products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Everspin Technologies product could create a situation where personal injury or death may occur. Should Buyer purchase or use Everspin Technologies products for any such unintended or unauthorized application, Buyer shall indemnify and hold Everspin Technologies and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Everspin Technologies was negligent regarding the design or manufacture of the part. Everspin™ and the Everspin logo are trademarks of Everspin Technologies, Inc.

All other product or service names are the property of their respective owners.

Copyright © Everspin Technologies, Inc. 2015

Filename:

EST00170_MR2A08A_Datasheet_Rev6.2061115

