MC54/74HC86 MC54/74HC266

Advance Information

QUAD EXCLUSIVE OR AND NOR GATES

These gates utilize silicon-gate CMOS technology to achieve characteristics - including propagation delays - similar to the LSTTL 86 and 266 gates, with the low power consumption of standard CMOS integrated circuits. These gates have high noise immunity and buffered outputs. The 74HC device can drive ten LSTTL loads (eight LSTTL loads for 54HC). The MC54/74HC86 is functionally as well as pin compatible with the LSTTL counterpart. The MC54/74HC266 is pin compatible with the 74LS266, but has push-pull outputs rather than open collector.

- Expected Typical Propagation Delays: 12 ns
- Wide Operating Voltage Range: 3 to 6 volts
- Low Power Dissipation
- Low Input Current: 1 µA maximum
- Low Quiescent Current: 20 µA maximum (over full temperature range - 74 Series)
- Output Drive Capability: 10 LSTTL Loads (74HC Series) 8 LSTTL Loads (54HC Series)

HIGH-PERFORMANCE CMOS

(LOW-POWER COMPLEMENTARY MOS)

QUAD 2-INPUT **EXCLUSIVE OR AND NOR GATES**



J SUFFIX CERAMIC PACKAGE CASE 632





PLASTIC PACKAGE CASE 646

ORDERING INFORMATION

54 Series: -55°C to +125°C MC54HCXXJ (Ceramic Package Only)


74 Series: -40°C to +85°C MC74HCXXN (Plastic Package) MC74HCXXJ (Ceramic Package)






	ASS. 480°4000.	
Inp	uts	Outputs
Α	⊚В	Y
	L	L
L L	H	Н
H	L	Н
Т н	н	l L

$$Y = A \oplus B = \overline{A}B + A\overline{B}$$




Equivalent Circuit



MC54HC266 MC74HC266

Inp	uts	Outputs
Α	В	Y
L	L	Н
L	Н	L
Н	L	Ł
Н.	H	Н

 $Y = \overline{A + B} = AB + \overline{A} \overline{B}$



MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
Vcc	DC Supply Voltage	-0.5 to 7.0	٧
V _{in} , V _{out}	Input Voltage, Output Voltage	-0.5 to V _{CC} +0.5	٧
ı	DC Current Drain per Pin, Any Input or Output	25	mA
1	DC Current Drain, V _{CC} and GND Pins	50	mΑ
T _{stg}	Storage Temperature	-65 to +150	°C
PD	Power Dissipation	500	mW
TL	Lead Temperature (10-Second Soldering)	300	°C

^{*}Permanent device damage may occur if the Maximum Ratings are exceeded.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. For proper operation it is recommended that V_{in} and V_{out} be constrained to the range GND≤(Vin on $V_{out} \le V_{CC}$

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Unit
Vcc	DC Supply Voltage	3.0	6.0	V
V _{in} , V _{out}	Input Voltage, Output Voltage	0	Vcc	٧
ТД	Operating Temperature — 74 Series 54 Series	- 40 - 55	+ 85 + 125	°C

ELECTRICAL CHARACTERISTICS (VCC = 5 V + 10%)

	ENDED OPERATING CONDITIONS		,o aro ax						
Symbol	Parameter		Min	Max	Unit				
Vcc	DC Supply Voltage		3.0	6.0	V				
	Input Voltage, Output Voltage		0	Vcc	٧				
TA	Operating Temperature — 74 Series 54 Series		40 55	+ 85 + 125	°C				
ELECTRIC	CAL CHARACTERISTICS (V _{CC} =5 V	± 10%)							
Symbol	Parameter			Test Co	ondition		Тур	Guaranteed Limit	Unit
VIH	Minimum High-Level Input Voltage	V _{out} =0		CC - 0.5	V	V _{CC} = 4.5 V V _{CC} = 5.5 V		3.15 3.85	٧
V _{IL}	Maximum Low-Level Input Voltage	V _{out} =0	.5 V or V 1 μΑ	CC - 0.8	٧.	V _{CC} = 4.5 V V _{CC} = 5.5 V	_	0.90 1.10	٧
Voн	Minimum High-Level Output Voltage	V _{in} =VC		D,			Vcc	V _{CC} - 0.05	٠٧
VOL	Maximum Low-Level Output Voltage	l _{out} ≤	C or GN 1 µA				0.0	0.05	٧
ЮН	Minimum High-Level Output Current	V _{in} =VC	or GN VCC - C	D).8 V		54 Series 74 Series	_	- 3.4 - 4.0	mA
lOL	Minimum Low-Level Output Current	V _{in} ≠ VC Vout=	c or GN = 0.4 V	D		54 Series 74 Series		3.4 4.0	mA
lin	Input Current	V _{in} = V _C		D			±0.00001	± 1.0	μΑ
Icc	Quiescent Current (Per Package)	V _{in} = V _C	C or GN	D,		$T_A = 25$ °C $T_A = 85$ °C $T_A = 125$ °C		2 20 40	μΑ

^{*}Unless otherwise specified, guaranteed limits are applicable over the full temperature range.

SWITCHING CHARACTERISTICS (Vcc=5 V, Ta = 25°C, Input tr = tf = 6 ns)

Symbol	Parameter	Test Conditions	Тур	Guaranteed Limit	Unit
f _{max} Maximum Clo		$C_L = 15 pF$	40	30	MHz
	Maximum Clock Frequency	C _L = 50 pF	30	20	IVITZ
Marian Baransian Bala	Maximum Propagation Dalay	C _L = 15 pF	9	25	ns
PHL/ IPCH	tplH Maximum Propagation Delay	$C_L = 50 \text{ pF}$	12	30	
¹ TLH	Maximum Input Clock Rise Time		_	500	ns
Cin	Input Capacitance		5	10	pF
Ĉ₽D	Power-Dissipation Capacitance*		20	-	рF

^{*}CPD is used to determine the no-load dynamic power consumption (per gate): PD = CPD VCC2f + ICC VCC

Motorola reserves the right to make changes to any products herein to improve reliability, function or design. Motorola does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others.



MOTOROLA Semiconductor Products Inc.