



MOTOROLA

Semiconductors

Colvilles Road, Kelvin Estate - East Kilbride/Glasgow - SCOTLAND-UK

MC54/74HC86

MC54/74HC266

Advance Information

QUAD EXCLUSIVE OR AND NOR GATES


These gates utilize silicon-gate CMOS technology to achieve characteristics — including propagation delays — similar to the LSTTL 86 and 266 gates, with the low power consumption of standard CMOS integrated circuits. These gates have high noise immunity and buffered outputs. The 74HC device can drive ten LSTTL loads (eight LSTTL loads for 54HC). The MC54/74HC86 is functionally as well as pin compatible with the LSTTL counterpart. The MC54/74HC266 is pin compatible with the 74LS266, but has push-pull outputs rather than open collector.

- Expected Typical Propagation Delays: 12 ns
- Wide Operating Voltage Range: 3 to 6 volts
- Low Power Dissipation
- Low Input Current: 1 μ A maximum
- Low Quiescent Current: 20 μ A maximum (over full temperature range — 74 Series)
- Output Drive Capability: 10 LSTTL Loads (74HC Series)
8 LSTTL Loads (54HC Series)


HIGH-PERFORMANCE CMOS

(LOW-POWER COMPLEMENTARY MOS)

QUAD 2-INPUT EXCLUSIVE OR AND NOR GATES



J SUFFIX
CERAMIC PACKAGE
CASE 632




N SUFFIX
PLASTIC PACKAGE
CASE 646

ORDERING INFORMATION

- 54 Series: -55°C to +125°C
MC54HCXXJ (Ceramic Package Only)
- 74 Series: -40°C to +85°C
MC74HCXXN (Plastic Package)
MC74HCXXJ (Ceramic Package)


MC54HC86•MC74HC86
Quad Exclusive OR Gate




Inputs		Outputs
A	B	Y
L	L	L
L	H	H
H	L	H
H	H	L

$$Y = A \oplus B = \bar{A}B + A\bar{B}$$

Equivalent Circuit
¼ of Device




MC54HC266•MC74HC266
Quad Exclusive NOR Gate



Inputs		Outputs
A	B	Y
L	L	H
L	H	L
H	L	L
H	H	H

$$Y = \overline{A \oplus B} = AB + \bar{A}\bar{B}$$

Equivalent Circuit
¼ of Device



MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
V _{CC}	DC Supply Voltage	-0.5 to 7.0	V
V _{in} , V _{out}	Input Voltage, Output Voltage	-0.5 to V _{CC} + 0.5	V
I	DC Current Drain per Pin, Any Input or Output	25	mA
I	DC Current Drain, V _{CC} and GND Pins	50	mA
T _{stg}	Storage Temperature	-65 to +150	°C
P _D	Power Dissipation	500	mW
T _L	Lead Temperature (10-Second Soldering)	300	°C

*Permanent device damage may occur if the Maximum Ratings are exceeded.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. For proper operation it is recommended that V_{in} and V_{out} be constrained to the range GND ≤ (V_{in} or V_{out}) ≤ V_{CC}.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}).

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Unit
V _{CC}	DC Supply Voltage	3.0	6.0	V
V _{in} , V _{out}	Input Voltage, Output Voltage	0	V _{CC}	V
T _A	Operating Temperature — 74 Series 54 Series	-40 -55	+85 +125	°C

ELECTRICAL CHARACTERISTICS (V_{CC} = 5 V ± 10%)

Symbol	Parameter	Test Conditions		Typ	Guaranteed Limit	Unit
V_{IH}	Minimum High-Level Input Voltage	$V_{out}=0.5\text{ V}$ or $V_{CC}-0.5\text{ V}$ $I_{out}\leq 1\text{ }\mu\text{A}$	$V_{CC}=4.5\text{ V}$	—	3.15	V
			$V_{CC}=5.5\text{ V}$	—	3.85	
V_{IL}	Maximum Low-Level Input Voltage	$V_{out}=0.5\text{ V}$ or $V_{CC}-0.5\text{ V}$ $I_{out}\leq 1\text{ }\mu\text{A}$	$V_{CC}=4.5\text{ V}$	—	0.90	V
			$V_{CC}=5.5\text{ V}$	—	1.10	
V_{OH}	Minimum High-Level Output Voltage	$V_{in}=V_{CC}$ or GND, $I_{out}\leq 1\text{ }\mu\text{A}$		V_{CC}	$V_{CC}-0.05$	V
V_{OL}	Maximum Low-Level Output Voltage	$V_{in}=V_{CC}$ or GND, $I_{out}\leq 1\text{ }\mu\text{A}$		0.0	0.05	V
I_{OH}	Minimum High-Level Output Current	$V_{in}=V_{CC}$ or GND $V_{out}=V_{CC}-0.8\text{ V}$	54 Series	—	—3.4	mA
			74 Series	—	—4.0	
I_{OL}	Minimum Low-Level Output Current	$V_{in}=V_{CC}$ or GND $V_{out}=0.4\text{ V}$	54 Series	—	3.4	mA
			74 Series	—	4.0	
I_{in}	Input Current	$V_{in}=V_{CC}$ or GND		± 0.00001	± 1.0	μA
I_{CC}	Quiescent Current (Per Package)	$V_{in}=V_{CC}$ or GND, $I_{out}=0\text{ }\mu\text{A}$	$T_A=25^{\circ}\text{C}$	—	2	μA
			$T_A=85^{\circ}\text{C}$	—	20	
			$T_A=125^{\circ}\text{C}$	—	40	

*Unless otherwise specified, guaranteed limits are applicable over the full temperature range.

SWITCHING CHARACTERISTICS (V_{CC} = 5 V, T_A = 25°C, Input t_r = t_f = 6 ns)

Symbol	Parameter	Test Conditions	Typ	Guaranteed Limit	Unit
f _{max}	Maximum Clock Frequency	C _L = 15 pF C _L = 50 pF	40 30	30 20	MHz
t _{PHL} /t _{PLH}	Maximum Propagation Delay	C _L = 15 pF C _L = 50 pF	9 12	25 30	ns
t _{TLH}	Maximum Input Clock Rise Time		—	500	ns
C _{in}	Input Capacitance		5	10	pF
C _{PD}	Power-Dissipation Capacitance*		20	—	pF

*C_{PD} is used to determine the no-load dynamic power consumption (per gate): P_D = C_{PD} V_{CC}²f + I_{CC} V_{CC}

Motorola reserves the right to make changes to any products herein to improve reliability, function or design. Motorola does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others.



MOTOROLA Semiconductor Products Inc.

Colvilles Road, Kelvin Estate - East Kilbride/Glasgow - SCOTLAND-UK

Printed in Switzerland