
- 533-MHz Differential Clock Source for **Direct Rambus<sup>™</sup> Memory Systems for an** 1066-MHz Data Transfer Rate
- Synchronizes the Clock Domains of the **Rambus Channel With an External System** or Processor Clock
- **Three Power Operating Modes to Minimize Power for Mobile and Other Power-Sensitive Applications**
- Operates From a Single 3.3-V Supply and 120 mW at 300 MHz (Typ)
- Packaged in a Shrink Small-Outline Package (DBQ)
- Supports Frequency Multipliers: 4, 6, 8, 16/3
- No External Components Required for PLL
- **Supports Independent Channel Clocking**
- Spread Spectrum Clocking Tracking Capability to Reduce EMI
- Designed for Use With TI's 133-MHz Clock Synthesizers CDC924 and CDC921

- Cycle-Cycle Jitter Is Less Than 40 ps at 533 MHz
- Certified by Gigatest Labs to Exceed the Rambus DRCG Validation Requirement
- **Supports Industrial Temperature Range of** -40°C to 85°C



NC - No internal connection

#### description

The Direct Rambus clock generator (DRCG) provides the necessary clock signals to support a Direct Rambus memory subsystem. It includes signals to synchronize the Direct Rambus channel clock to an external system or processor clock. It is designed to support Direct Rambus memory on a desktop, workstation, server, and mobile PC motherboards. DRCG also provides an off-the-shelf solution for a broad range of Direct Rambus memory applications.

The DRCG provides clock multiplication and phase alignment for a Direct Rambus memory subsystem to enable synchronous communication between the Rambus channel and ASIC clock domains. In a Direct Rambus memory subsystem, a system clock source provides the REFCLK and PCLK clock references to the DRCG and memory controller, respectively. The DRCG multiplies REFCLK and drives a high-speed BUSCLK to RDRAMs and the memory controller. Gear ratio logic in the memory controller divides the PCLK and BUSCLK frequencies by ratios M and N such that PCLKM = SYNCLKN, where SYNCLK = BUSCLK/4. The DRCG detects the phase difference between PCLKM and SYNCLKN and adjusts the phase of BUSCLK such that the skew between PCLKM and SYNCLK/PCLK minimized. This allows data to be transferred across the SYNCLK/PCLK boundary without incurring additional latency.

User control is provided by multiply and mode selection terminals. The multiply terminals provide selection of one of four clock frequency multiply ratios, generating BUSCLK frequencies ranging from 267 MHz to 533 MHz with clock references ranging from 33 MHz to 100 MHz. The mode select terminals can be used to select a bypass mode where the dequency multiplied reference clock is directly output to the Rambus channel for systems where synchronization between the Rambus clock and a system clock is not required. Test modes are provided to bypass the PLL and output REFCLK on the Rambus channel and to place the outputs in a high-impedance state for board testing.

The CDCFR83 is characterized for operation over free-air temperatures of -40°C to 85°C.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Direct Rambus and Rambus are trademarks of Rambus Inc.



#### functional block diagram



FUNCTION TABLET									
MODE	S0	<b>\$1</b>	S2	CLK	CLKB				
Normal	0	9		Phase aligned clock	Phase aligned clock B				
Bypass	ass 1 PLLCLK PLLCLKB								
Test	1	1	9	REFCLK	REFCLKB				
Output test (OE)	0	C	X	Hi-Z	Hi-Z				
Reserved	6	9	1	_					
Reserved		0	1	_	_				
Reserved	F14	1	1	Hi-Z	Hi-Z				

Reserved 1 1 1 1

† X = don't care, Hi Z = nigh impedance



#### **Terminal Functions**

TERMIN	NAL	.,,	D=200:
NAME	NO.	1/0	DESCRIPTION
CLK	20	0	Output clock
CLKB	18	0	Output clock (complement)
GNDC	8		GND for phase aligner
GNDI	5		GND for control inputs
GNDO	17, 21		GND for clock outputs
GNDP	4		GND for PLL
MULT0	15	I	PLL multiplier select
MULT1	14	I	PLL multiplier select
NC	19		Not used
PCLKM	6	ı	Phase detector input
PWRDNB	12	ı	Active low power down
REFCLK	2	I	Reference clock
S0	24	I	Mode control
S1	23	I	Mode control
S2	13	I	Mode control
STOPB	11	I	Active low output disable
SYNCLKN	7	ı	Phase detector input
$V_{DD}C$	9		V <sub>DD</sub> for phase aligner
$V_{DD}IPD$	10		Reference voltage for phase detector inputs and STOPB
$V_{DD}IR$	1		Reference voltage for REFCLK
$V_{DD}O$	16, 22		V <sub>DD</sub> for clock outputs
$V_{DD}P$	3		V <sub>DD</sub> for PLL
			V <sub>DD</sub> for PLL
		~	



#### PLL divider selection

Table 1 lists the supported REFCLK and BUSCLK frequencies. Other REFCLK frequencies are permitted, provided that (267 MHz < BUSCLK < 533 MHz) and (33 MHz < REFCLK < 100 MHz).

Table 1. REFCLK and BUSCLK Frequencies

MULT0	MULT1	REFCLK (MHz)	MULTIPLY RATIO	BUSCLK (MHz)
0	0	67	4	267
0	1	50	Ĝ	300
0	1	67		400
1	1	33	10	267
1	1	50	8	400
1	1	67	8	533
1	0	67	16/3	356

# Table 2. Clock Output Driver States

STATE	PWRDNB	STOPB 🙎	CLK	CLKB
Powerdown	0	Х	GND	GND
CLK stop	1	0	V <sub>X</sub> , STOP	V <sub>X</sub> , STOP
Normal	1	10	FACLK/PLLCLK/ REFCLK†	PACLKB/PLLCLKB/ REFCLKB

<sup>†</sup> Depending on the state of S0, S1, and S2

# absolute maximum ratings over operating free-air temperature (unless otherwise noted)†

Supply voltage range, V <sub>DD</sub> (see Note1)	0.5 V to 4 V
Output voltage range, V <sub>O</sub> , at any output terminal	
Input voltage range,V <sub>I</sub> , at any input terminal	$-0.5 \text{ V to V}_{DD}^{-1} + 0.5 \text{ V}$
Continuous total power dissipation	see Dissipation Rating Table
Operating free-air temperature range, To	–40°C to 85°C
Storage temperature range, T <sub>Sto</sub>	–65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. implied. Exposure to absolute-maximum-rated

#### **DISSIPATION RATING TABLE**

PACKAGE	TA \$25°C	DERATING FACTOR	T <sub>A</sub> = 70°C	T <sub>A</sub> = 85°C
	POWER RATING	ABOVE T <sub>A</sub> = 25°C <sup>‡</sup>	POWER RATING	POWER RATING
DBQ	1400 mW	11 mW/°C	905 mW	740 mW

<sup>‡</sup> This is the inverse of the junction-to-ambient thermal resistance when board-mounted and with no air flow.



NOTE 1: All voltage values are with to the GND terminals.

## recommended operating conditions

	MIN	NOM	MAX	UNIT
Supply voltage, V <sub>DD</sub>	3.135	3.3	3.465	V
High-level input voltage, V <sub>IH</sub> (CMOS)	$0.7 \times V_{DD}$			V
Low-level input voltage, V <sub>IL</sub> (CMOS)			$0.3 \times V_{DD}$	V
Initial phase error at phase detector inputs (required range for phase aligner)	$-0.5 \times t_{C(PD)}$		$0.5 \times t_{C(PD)}$	
REFCLK low-level input voltage, V <sub>IL</sub>	<b>7</b>		$0.3 \times V_{DD}IR$	V
REFCLK high-level input voltage, VIH	$0.7 \times V_{DD}IR$			V
Input signal low voltage, V <sub>IL</sub> (STOPB)			$0.3 \times V_{DD}IPD$	V
Input signal high voltage, V <sub>IH</sub> (STOPB)	$9.7 \times V_{DD}IPD$			V
Input reference voltage for (REFCLK) (VDDIR)	1.235		3.465	V
Input reference voltage for (PCLKM and SYSCLKN) (VDDIPD)	1.235		3.465	V
High-level output current, I <sub>OH</sub>	3		-16	mA
Low-level output current, IOL	7		16	mA
Operating free-air temperature, T <sub>A</sub>	-40		85	°C

# timing requirements

	MIN	MAX	UNIT
Input cycle time, t <sub>C(in)</sub>	10	40	ns
Input cycle-to-cycle jitter		250	ps
Input duty cycle over 10,000 cycles	40%	60%	
Input frequency modulation, f <sub>mod</sub>	30	33	kHz
Modulation index, nonlinear maximum 0.5%		0.6%	
Phase detector input cycle time (PCLKM and SYNCLKN)	30	100	ns
Input slew rate, SR	1	4	V/ns
Input duty cycle (PCLKM and SYNCLKN)	25%	75%	
VOT BECOMM			



## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETE	:R	TEST COI	NDITIONS†	MIN	TYP‡	MAX	UNIT
V <sub>O(STOP)</sub>	Output voltage (STOPB = 0)	e during CLK Stop	See Figure 1		1.1		2	
$V_{O(X)}$	Output crossii	ng-point voltage	See Figure 1 and F	igure 6	1.3		1.8	V
Vo	Output voltage	e swing	See Figure 1	(0	0.4		0.6	V
V <sub>IK</sub>	Input clamp v	oltage	$V_{DD} = 3.135 V,$	I <sub>I</sub> = 18 mA			-1.2	V
			See Figure 1	<u> </u>			2	
Vон	High-level out	put voltage	$V_{DD}$ = min to max,	IOH = -1 mA	V <sub>DD</sub> – 0.1 V			V
			$V_{DD} = 3.135 \text{ V},$	OH = 16 mA	2.4			Ī
			See Figure 1	1. 41	1			·
VOL	Low-level out	out voltage	$V_{DD} = min to max$	IOL = 1 mA			0.1	V
			$V_{DD} = 3.135 \text{ V},$	loL = 16 mA			0.5	Ī
			V <sub>DD</sub> = 3.135 V	Vo = 1 V	-32	-52		·
IOH	High-level out	put current	$V_{DD} = 3.3 V$	V <sub>0</sub> = 1.65 V		-51		mA
			$V_{DD} = 3.465 V$ ,	V <sub>O</sub> = 3.135 V		-14.5	-21	Ī
			$V_{DD} = 3.135 \text{ V},$	V <sub>O</sub> = 1.95 V	43	61.5		·
lOL	Low-level out	out current	V <sub>DD</sub> <b>₹3</b> , V, <b>Q</b>	V <sub>O</sub> = 1.65 V		65		mA
			V <sub>DD</sub> = 3.465 V,	$V_0 = 0.4 \text{ V}$		25.5	36	Ī
I <sub>OZ</sub>	High-impedance-state output current		S <b>0</b> = 0, <b>S1</b> = 1				±10	μΑ
I <sub>OZ(STOP)</sub>	High-impedar current during	ce-state output CLK stop	Stop = $0$ , $V_O$ = GND or $V_{DD}$				±100	μΑ
I <sub>OZ(PD)</sub>		ce-state output ver-down state	$\begin{array}{c} PWRDNB = 0, \\ V_O = GND \text{ or } V_{DD} \end{array}$		-10		100	μΑ
	High-level	REFCLK, PCLKM, SYNCLKN, STOPE	V <sub>DD</sub> = 3.465 V,	$V_I = V_{DD}$			10	^
Iн	input current	PWRDNB, S0, S1, S2, MULT0, MULT1	$V_{DD} = 3.465 \text{ V},$	$V_I = V_{DD}$			10	μА
L	Low-level	REFCLK, PCLKM SYNCLKN, STOPB	V <sub>DD</sub> = 3.465 V,	V <sub>I</sub> = 0			-10	
I <sub>IL</sub>	input current	PWRD IB SO S1 S2, MULTO, MUL 1	V <sub>DD</sub> = 3.465 V,	V <sub>I</sub> = 0			-10	μΑ
7 -	Output	High state	R <sub>I</sub> at I <sub>O</sub> -14.5 mA t	o –16.5 mA	15	35	50	
ZO	impedance	Low state	R <sub>I</sub> at I <sub>O</sub> 14.5 mA to	16.5 mA	11	17	35	Ω
	Reference	V <sub>DD</sub> IR, V <sub>DD</sub> IPD	V 2 465 V	PWRDNB = 0			50	μΑ
	current	ADDIM ADDIED	V <sub>DD</sub> = 3.465 V	PWRDNB = 1			0.5	mA
Cl	Input capacita	ince	$V_I = V_{DD}$ or GND			2		рF
CO	Output capac	tance	$V_O = V_{DD}$ or GND			3		pF
I <sub>DD(PD)</sub>	Supply curren	t in power-down state	REFCLK = 0 MHz t PWDNB = 0,	o 100 MHz, STOPB = 1			100	μΑ
IDD(CLKSTOP)	Supply curren	t in CLK stop state	BUSCLK configured	d for 533 MHz			45	mA
IDD(NORMAL)	Supply curren	t in normal state	BUSCLK = 533 MH				100	mA
			<del> </del>		<del>.</del>			

<sup>†</sup>  $V_{DD}$  refers to any of the following;  $V_{DD}$ ,  $V_{DD}IPD$ ,  $V_{DD}IR$ ,  $V_{DD}O$ ,  $V_{DD}C$ , and  $V_{DD}P$  ‡ All typical values are at  $V_{DD} = 3.3 \text{ V}$ ,  $T_A = 25^{\circ}C$ .



## switching characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	ł		TEST CONDITIONS	MIN	TYPT MAX	UNIT
tc(out)	Clock output cycle time				1.87	3.75	ns
			267 MHz			80	
		Infinite and	300 MHz			70	
t(jitter)	Total cycle jitter over 1, 2, 3, 4, 5, or 6 clock cycles	stopped phase	356 MHz	See Figure 3		60	ps
<b>G</b> ,	o, 4, o, or o clock cycles	alignment	400 MHz			50	1
			533 MHz§			40	
<sup>t</sup> (phase)	Phase detector phase erro	r for distributed lo	ор	Static phase error <sup>‡</sup>	-100	100	ps
t(phase, SSC)	PLL output phase error whe	n tracking SSC		Dynamic phase error‡	-100	100	ps
t(DC)	Output duty cycle over 10,0	000 cycles	4	See Figure 4	45%	55%	
			267 MHz	7.2		80	
		Infinite and	300 MHz			70	
t(DC, err)	Output cycle-to-cycle duty cycle error	stopped phase	356 MHz	See Figure 5		60	ps
	daty by blo birol	alignment	400 MHz	9		50	
			533 MHz	V		50	
t <sub>r</sub> , t <sub>f</sub>	Output rise and fall times (output voltage)	measured at 20%	-80% of	See Figure 7	160	400	ps
Δt	Difference between rise and (20%–80%)  t <sub>f</sub> - t <sub>r</sub>	d fall times on a	ingle device	See Figure 7		100	ps

<sup>†</sup> All typical values are at  $V_{DD} = 3.3 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

# state transition latency specification

	PARAMETER	FROM	то	TEST CONDITIONS	MIN	TYP†	MAX	UNIT
	Delay time, PWRDNB↑ to CLK/SLKB output settled (excluding t(DISTLOCK)		No	See Figure 8			3	
<sup>t</sup> (powerup)	Delay time, PWRDNB↑ to internal PLL and clock are on and settled	Powerdown	Normal				3	ms
	Delay time, power up to CLK/CLKB output settled	,	N	See Figure 8			3	
<sup>t</sup> (VDDpowerup)	Delay time, power up to internal PLL and clock are on and settled	VDD	Normal				3	ms
t(MULT)	MULTO and MULT schange to CLK/CLKB output resettled (excluding (DISTLOCK))	Normal	Normal	See Figure 9			1	ms
t(CLKON)	STOPB↑ to CLK/CLKB gltch-free clock edges	CLK Stop	Normal	See Figure 10			10	ns
t(CLKSETL)	STOPB to CLK/CLKB output settled to within 50 ps of the phase before STOPB was disabled	CLK Stop	Normal	See Figure 10			20	cycles
t(CLKOFF)	STOPB↓ to CLK/CLKB output disabled	Normal	CLK Stop	See Figure 10			5	ns

<sup>&</sup>lt;sup>†</sup> All typical values are at  $V_{DD} = 3.3 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .



<sup>‡</sup> Assured by design § Jitter measurement according to Rambus validation specification

#### state transition latency specifications (continued)

	PARAMETER	FROM	то	TEST CONDITIONS	MIN	TYP†	MAX	UNIT
t(powerdown)	Delay time, PWRDNB↓ to the device in the power-down mode	Normal	Powerdown	See Figure 8			1	ms
t(STOP)	Maximum time in CLKSTOP (STOPB = 0) before reentering normal mode (STOPB = 1)	STOPB	Normal	See Figure 10			100	μs
t(ON)	Minimum time in normal mode (STOPB = 1) before reentering CLKSTOP (STOPB = 0)	Normal	CLK stop	See Figure 10	100			ms
t(DISTLOCK)	Time from when CLK/CLKB output is settled to when the phase error between SYNCLKN and PCLKM falls within t <sub>(phase)</sub>	Unlocked	Locked				5	ms

<sup>&</sup>lt;sup>†</sup> All typical values are at  $V_{DD} = 3.3 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

#### PARAMETER MEAS DREMENT INFORMATION




Figure 1. Test Loa oltage Definitions (V<sub>O(STOP)</sub>, V<sub>O(X)</sub>, V<sub>O</sub>, V<sub>OH</sub>, V<sub>OL</sub>)





Figure 2. Cycle-to-Cycle Jitter



#### PARAMETER MEASUREMENT INFORMATION



Cycle-to-cycle jitter =  $|t_{C(3)} - t_{C(4)}|$  over 10000 consecutive cycles

Figure 3. Short Term Cycle-to-Cycle Jitter Over Four Cycles




Figure 4. Output Duty Cycle




Figure Duty Cycle Error (Cycle-to-Cycle)







Figure 7. Voltage Waveforms




#### PARAMETER MEASUREMENT INFORMATION



#### **MECHANICAL DATA**

#### DBQ (R-PDSO-G\*\*)

#### PLASTIC SMALL-OUTLINE PACKAGE



C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC







.com 4-Apr-2006

#### PACKAGING INFORMATION

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
CDCFR83DBQ	NRND	SSOP/ QSOP	DBQ	24	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
CDCFR83DBQG4	NRND	SSOP/ QSOP	DBQ	24	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
CDCFR83DBQR	NRND	SSOP/ QSOP	DBQ	24	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
CDCFR83DBQRG4	NRND	SSOP/ QSOP	DBQ	24	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2006, Texas Instruments Incorporated