

8K x 8 Static RAM (Low Power)

L7C185/L7CL185

7-46-23-12

FEATURES

- 8K x 8 Static RAM with Chip Select Powerdown, Output Enable
- Auto-Powerdown™ Design
- Advanced CMOS Technology
- High Speed — to 10 ns maximum
- Low Power Operation
 - Active:
 - 320 mW (L7C185) typical at 35 ns
 - Standby (typical):
 - 500 μ W (L7C185)
 - 250 μ W (L7CL185)
- Data Retention at 2 V for Battery Backup Operation
- Plug Compatible with IDT7164, Cypress CY7C185/186
- Package Styles Available:
 - 28-pin Plastic DIP
 - 28-pin Sidebraze, Hermetic DIP
 - 28-pin CerDIP
 - 28-pin Plastic SOIC
 - 28-pin Plastic SOJ
 - 28-pin Ceramic LCC
 - 32-pin Ceramic LCC

DESCRIPTION

2

The L7C185 and L7CL185 are high-performance, low-power CMOS static RAMs. The storage circuitry is organized as 8,192 words by 8 bits per word. The 8 Data In and Data Out signals share I/O pins. These devices are available in six speeds with maximum access times from 10 ns to 35 ns.

Inputs and output are TTL compatible. Operation is from a single +5 V power supply. Power consumption for the L7C185 is 320 mW (typical) at 35 ns. Dissipation drops to 75 mW (typical) for the L7C185 and 60 mW (typical) for the L7CL185 when the memory is deselected (Enable is high).

Two standby modes are available. Proprietary Auto-Powerdown™ circuitry reduces power consumption automatically during read or write accesses which are longer than the minimum access time, or when the memory is deselected. In addition,

data may be retained in inactive storage with a supply voltage as low as 2 V. The L7C185 and L7CL185 consume only 30 μ W and 15 μ W (typical) respectively at 3 V, allowing effective battery backup operation.


The L7C185 and L7CL185 provide asynchronous (unclocked) operation with matching access and cycle times. Two Chip Enables (one active-low) and a three-state I/O bus with a separate Output Enable control simplify the connection of several chips for increased storage capacity.

Memory locations are specified on address pins A0 through A12. Reading from a designated location is accomplished by presenting an address and driving \overline{CE}_1 low and CE_2 high while \overline{WE} remains high. The data in the addressed memory location will then appear on the Data I/O pins within one access time. The I/O pins stay in a high-impedance state when \overline{CE}_1 is high or CE_2 or \overline{WE} is low.

Writing to an addressed location is accomplished when the active-low \overline{CE}_1 and \overline{WE} inputs are both low, and CE_2 is high. Any of these signals may be used to terminate the write operation. Data In and Data Out signals have the same polarity.

Latchup and static discharge protection are provided on-chip. The L7C185 and L7CL185 can withstand an injection current of up to 200 mA on any pin without damage.

L7C185/L7CL185 BLOCK DIAGRAM



LOGIC
DEVICES INCORPORATED

Memory Products

T-46-23-12

MAXIMUM RATINGS Above which useful life may be impaired (Notes 1, 2)

Storage temperature	-65°C to +150°C
Operating ambient temperature	-55°C to +125°C
V _{CC} supply voltage with respect to ground	-0.5 V to +7.0 V
Input signal with respect to ground	-3.0 V to +7.0 V
Signal applied to high impedance output	-3.0 V to +7.0 V
Output current into low outputs	25 mA
Latchup current	> 200 mA

OPERATING CONDITIONS To meet specified electrical and switching characteristics

Mode	Temperature Range (Ambient)	Supply Voltage
Active Operation, Commercial	0°C to +70°C	4.5 V ≤ V _{CC} ≤ 5.5 V
Active Operation, Military	-55°C to +125°C	4.5 V ≤ V _{CC} ≤ 5.5 V
Data Retention, Commercial	0°C to +70°C	2.0 V ≤ V _{CC} ≤ 5.5 V
Data Retention, Military	-55°C to +125°C	2.0 V ≤ V _{CC} ≤ 5.5 V

ELECTRICAL CHARACTERISTICS Over Operating Conditions (Note 5)

Symbol	Parameter	Test Condition	L7C185			L7CL185			Unit
			Min	Typ	Max	Min	Typ	Max	
V _{OH}	Output High Voltage	I _{OH} = -4.0 mA, V _{CC} = 4.5 V	2.4			2.4			V
V _{OL}	Output Low Voltage	I _{OL} = 8.0 mA				0.4			0.4 V
V _{IH}	Input High Voltage		2.0		V _{CC} +0.3	2.0		V _{CC} +0.3	V
V _{IL}	Input Low Voltage	(Note 3)	-3.0		0.8 -3.0			0.8	V
I _{IX}	Input Leakage Current	GND ≤ V _{IN} ≤ V _{CC}	-10		+10 -10			+10	μA
I _{OZ}	Output Leakage Current	GND ≤ V _{OUT} ≤ V _{CC} , C _E = V _{CC}	-10		+10 -10			+10	μA
I _{OS}	Output Short Current	V _{OUT} = GND, V _{CC} = Max (Note 4)			-350			-350	mA
I _{CC2}	V _{CC} Current, TTL Inactive	(Note 7)		15	30		12	20	mA
I _{CC3}	V _{CC} Current, CMOS Standby	(Note 8)		100	500		50	150	μA
I _{CC4}	V _{CC} Current, Data Retention	V _{CC} = 3.0 V (Note 9)		10	250		5	50	μA
C _{IN}	Input Capacitance	Ambient Temp = 25°C, V _{CC} = 5.0 V				5			5 pF
C _{OUT}	Output Capacitance	Test Frequency = 1 MHz (Note 10)				7			7 pF

Symbol	Parameter	Test Condition	L7C185-						
			35	25	20	15	12	10	Unit
I _{CC1}	V _{CC} Current, Active	(Note 6)	110	150	185	240	275	300	mA

LOGIC

DEVICES INCORPORATED

Memory Products


SWITCHING CHARACTERISTICS Over Operating Range (ns)

READ CYCLE (Notes 5, 11, 12, 22, 23, 24)


Symbol	Parameter	L7C185/L7CL185-											
		35		25		20		15		12		10	
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max
tAVAV	Read Cycle Time	35		25		20		15		12		10	
tAVOV	Address Valid to Output Valid (13, 14)		35		25		20		15		12		10
tAXQX	Address Change to Output Change	3		3		3		3		3		3	
tCLQV	Chip Enable Active to Output Valid (13, 15)		35		25		20		15		12		10
tCLQZ	Chip Enable Active to Output Low Z (20, 21)	3		3		3		3		3		3	
tCHOZ	Chip Enable Inactive to Output High Z (20, 21)		15		10		8		8		5		4
tOLQV	Output Enable Low to Output Valid		15		12		10		8		6		5
tOLQZ	Output Enable Low to Output Low Z (20, 21)	0		0		0		0		0		0	
tOHQZ	Output Enable High to Output High Z (20, 21)		12		10		8		5		5		4
tPU	Input Transition to Power Up (10, 19)	0		0		0		0		0		0	
tPD	Power Up to Power Down (10, 19)		35		25		20		20		20		18
tCHVL	Chip Enable Inactive to Data Retention (10)	0		0		0		0		0		0	

2


READ CYCLE - ADDRESS CONTROLLED (Notes 13, 14)



READ CYCLE - CE/OE CONTROLLED (Notes 13, 15)



DATA RETENTION



8K x 8 Static RAM (Low Power)

L7C185/L7CL185


T-46-23-12

SWITCHING CHARACTERISTICS Over Operating Range (ns)


WRITE CYCLE (Notes 5, 11, 12, 22, 23, 24)

Symbol	Parameter	L7C185/L7CL185-											
		35		25		20		15		12		10	
Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max
tAVAV	Write Cycle Time	25		20		20		15		12		10	
tCLEW	Chip Enable Active to End of Write Cycle	25		15		15		12		10		8	
tAVBW	Address Valid to Beginning of Write Cycle	0		0		0		0		0		0	
tAVEW	Address Valid to End of Write Cycle	25		15		15		12		10		8	
tEWAX	End of Write Cycle to Address Change	0		0		0		0		0		0	
tWLEW	Write Enable Low to End of Write Cycle	20		15		15		12		10		8	
tDVEW	Data Valid to End of Write Cycle	15		10		10		7		6		5	
tEWDX	End of Write Cycle to Data Change	0		0		0		0		0		0	
tWHOZ	Write Enable High to Output Low Z (20, 21)	0		0		0		0		0		0	
tWLQZ	Write Enable Low to Output High Z (20, 21)		10		7		7		5		4		4

WHITE CYCLE — WE CONTROLLED (Notes 16, 17, 18, 19)



WHITE CYCLE — CE CONTROLLED (Notes 16, 17, 18, 19)



NOTES

1. Maximum Ratings indicate stress specifications only. Functional operation of these products at values beyond those indicated in the Operating Conditions table is not implied. Exposure to maximum rating conditions for extended periods may affect reliability of the tested device.

2. The products described by this specification include internal circuitry designed to protect the chip from damaging substrate injection currents and accumulations of static charge. Nevertheless, conventional precautions should be observed during storage, handling, and use of these circuits in order to avoid exposure to excessive electrical stress values.

3. This product provides hard clamping of transient undershoot. Input levels below ground will be clamped beginning at -0.6 V. A current in excess of 100 mA is required to reach -2 V. The device can withstand indefinite operation with inputs as low as -3 V subject only to power dissipation and bond wire fusing constraints.

4. Duration of the output short circuit should not exceed 30 seconds.

5. A series of normalized curves on pages 2-8 through 2-11 of this data book supply the designer with typical DC and AC parametric information for Logic Devices Static RAMs. These curves may be used to determine device characteristics at various temperatures and voltage levels.

6. Tested with all address and data inputs changing at the maximum cycle rate. The device is continuously enabled for writing, i.e., $\bar{CE}_1, \bar{CE}_2 \leq V_{IL}$, $WE \leq V_{IL}$. Input pulse levels are 0 to 3.0 V.

7. Tested with outputs open and all address and data inputs changing at the maximum read cycle rate. The device is continuously disabled, i.e., $\bar{CE}_1 \geq V_{IH}$, $CE_2 \leq V_{IL}$.

8. Tested with outputs open and all address and data inputs stable. The device is continuously disabled, i.e., $CE_1 = V_{CC}$, $CE_2 = GND$. Input levels are within 0.2 V of VCC or ground.

9. Data retention operation requires that VCC never drop below 2.0 V. \bar{CE}_1 must be $\geq V_{CC} - 0.2$ V. For the L7C185, all other inputs meet $V_{IN} \leq 0.2$ V or $V_{IN} \geq V_{CC} - 0.2$ V to ensure full powerdown. For the L7CL185, this requirement applies only to CE and WE; there are no restrictions on data and address.

10. These parameters are guaranteed but not 100% tested.

11. Test conditions assume input transition times of less than 3 ns, reference levels of 1.5 V, output loading for specified IO_L and IO_H plus 30 pF (Fig. 1a), and input pulse levels of 0 to 3.0 V (Fig. 2).

12. Each parameter is shown as a minimum or maximum value. Input requirements are specified from the point of view of the external system driving the chip. For example, t_{AVW} is specified as a minimum since the external system must supply at least that much time to meet the worst-case requirements of all parts. Responses from the internal circuitry are specified from the point of view of the device. Access time, for example, is specified as a maximum since worst-case operation of any device always provides data within that time.

13. WE is high for the read cycle.

14. The chip is continuously selected (\bar{CE}_1 low, CE_2 high).

15. All address lines are valid prior-to or coincident-with the later of \bar{CE}_1 and CE_2 transition to active.

16. The internal write cycle of the memory is defined by the overlap of \bar{CE}_1 and CE_2 active and WE low. All three signals must be active to initiate a write. Any signal can terminate a write by going inactive. The address, data, and control input setup and hold times should be referenced to the signal that becomes active last or becomes inactive first.

17. If WE goes low before or concurrent with later of \bar{CE}_1 and CE_2 going active, the output remains in a high impedance state.

18. If \bar{CE}_1 and CE_2 goes inactive before or concurrent with WE going high, the output remains in a high impedance state.

19. Powerup from ICC_2 to ICC_1 occurs as a result of any of the following conditions:

a. Rising edge of CE_2 .

b. Falling edge of WE (\bar{CE}_1 , CE_2 active).

c. Transition on any address line (\bar{CE}_1 , CE_2 active).

d. Transition on any data line (\bar{CE}_1 , CE_2 , and WE active).

The device automatically powers down from ICC_2 to ICC_1 after t_{PD} has elapsed from any of the prior conditions. This means that power dissipation is dependent on only cycle rate, and is not on Chip Select pulse width.

20. At any given temperature and voltage condition, output disable time is less than output enable time for any given device.

21. Transition is measured ± 200 mV from steady state voltage with specified loading in Fig. 1b. This parameter is sampled and not 100% tested.

22. All address timings are referenced from the last valid address line to the first transitioning address line.

23. \bar{CE}_1, CE_2 , or WE must be inactive during address transitions.

24. This product is a very high speed device and care must be taken during testing in order to realize valid test information. Inadequate attention to setups and procedures can cause a good part to be rejected as faulty. Long high inductance leads that cause supply bounce must be avoided by bringing the V_{CC} and ground planes directly up to the contactor fingers. A $0.01 \mu F$ high frequency capacitor is also required between V_{CC} and ground. To avoid signal reflections, proper terminations must be used.

2

FIGURE 1a.




FIGURE 1b.





FIGURE 2.









ORDERING INFORMATION

28-pin
(0.3" wide)

NC	1	28	VCC
A12	2	27	WE
A7	3	26	CE2
A6	4	25	A8
A5	5	24	A9
A4	6	23	A11
A3	7	22	OE
A2	8	21	A10
A1	9	20	CE1
A0	10	19	I/O7
I/O0	11	18	I/O6
I/O1	12	17	I/O5
I/O2	13	16	I/O4
GND	14	15	I/O3

28-pin
(0.6" wide)

NC	1	28	VCC
A12	2	27	WE
A7	3	26	CE2
A6	4	25	A8
A5	5	24	A9
A4	6	23	A11
A3	7	22	OE
A2	8	21	A10
A1	9	20	CE1
A0	10	19	I/O7
I/O0	11	18	I/O6
I/O1	12	17	I/O5
I/O2	13	16	I/O4
GND	14	15	I/O3



Speed	Plastic DIP (P10)	Sidebraze Hermetic DIP (D10)	CerDIP (C5)	Plastic DIP (P9)	Sidebraze Hermetic DIP (D9)	CerDIP (C6)	
0°C to +70°C — COMMERCIAL SCREENING							
35 ns	L7C185PC	35	L7C185DC	35	L7C185NC	35	
25 ns	or L7CL185PC	25 or 20	or L7CL185DC	25 or 20	or L7CL185NC	25 or 20	
20 ns							
15 ns							
12 ns							
10 ns							
8 ns							
-55°C to +125°C — COMMERCIAL SCREENING							
35 ns		L7C185DM	35	L7C185CM	35	L7C185HM	35
25 ns		25	25	25	25	25	25
20 ns		or 20	or 20	or 20	or 20	or 20	or 20
15 ns		15	15	15	15	15	15
12 ns		12	12	12	12	12	12
10 ns							
8 ns							
-55°C to +125°C — EXTENDED SCREENING							
35 ns		L7C185DME	35	L7C185CME	35	L7C185HME	35
25 ns		25	25	25	25	25	25
20 ns		or 20	or 20	or 20	or 20	or 20	or 20
15 ns		15	15	15	15	15	15
12 ns		12	12	12	12	12	12
10 ns							
8 ns							
-55°C to +125°C — MIL-STD-883 COMPLIANT							
35 ns		L7C185DMB	35	L7C185CMB	35	L7C185HMB	35
25 ns		25	25	25	25	25	25
20 ns		or 20	or 20	or 20	or 20	or 20	or 20
15 ns		15	15	15	15	15	15
12 ns		12	12	12	12	12	12
10 ns							
8 ns							

LOGIC

DEVICES INCORPORATED

Memory Products

T-46-23-12

2



ORDERING INFORMATION

28-pin

NC	1	28	VCC
A12	2	27	WE
A7	3	26	CE2
A6	4	25	A8
A5	5	24	A9
A4	6	23	A11
A3	7	22	OE
A2	8	21	A10
A1	9	20	CE1
A0	10	19	I/O7
I/O0	11	18	I/O6
I/O1	12	17	I/O5
I/O2	13	16	I/O4
GND	14	15	I/O3


28-pin

(350 x 550)



32-pin

(450 x 550)



Speed	Plastic SOIC (.300" — U2)	Plastic SOIC (.340" — V2)	Plastic SOJ (.300" — W2)	Ceramic Leadless Chip Carrier (K5)	Ceramic Leadless Chip Carrier (K7)
0°C to +70°C — COMMERCIAL SCREENING					
35 ns	L7C185UC [35	L7C185VC [35	L7C185WC [35	L7C185KC [35	L7C185TC [35
25 ns	25	25	25	25	25
20 ns	or 20	or 20	or 20	or 20	or 20
15 ns	L7CL185UC [15	L7CL185VC [15	L7CL185WC [15	L7CL185KC [15	L7CL185TC [15
12 ns	12	12	12	12	12
10 ns	10	10	10	10	10
8 ns					
-55°C to +125°C — COMMERCIAL SCREENING					
35 ns				L7C185KM [35	L7C185TM [35
25 ns				25	25
20 ns				or 20	or 20
15 ns				15	15
12 ns				12	12
10 ns					
8 ns					
-55°C to +125°C — EXTENDED SCREENING					
35 ns				L7C185KME [35	L7C185TME [35
25 ns				25	25
20 ns				or 20	or 20
15 ns				15	15
12 ns				12	12
10 ns					
8 ns					
-55°C to +125°C — MIL-STD-883 COMPLIANT					
35 ns				L7C185KMB [35	L7C185TMB [35
25 ns				25	25
20 ns				or 20	or 20
15 ns				15	15
12 ns				12	12
10 ns					
8 ns					

LOGIC
 DEVICES INCORPORATED

Memory Products