



## **ADS1286**

# 12-Bit Micro Power Sampling ANALOG-TO-DIGITAL CONVERTER

### **FEATURES**

- SERIAL INTERFACE
- GUARANTEED NO MISSING CODES
- 20kHz SAMPLING RATE
- LOW SUPPLY CURRENT: 250μA


## **APPLICATIONS**

- REMOTE DATA ACQUISITION
- ISOLATED DATA ACQUISITION
- TRANSDUCER INTERFACE
- BATTERY OPERATED SYSTEMS

#### DESCRIPTION

The ADS1286 is a 12-bit, 20kHz analog-to-digital converter with a differential input and sample and hold amplifier and consumes only 250µA of supply current. The ADS1286 offers an SPI and SSI compatible serial interface for communications over a two or three wire interface. The combination of a serial two wire interface and micropower consumption makes the ADS1286 ideal for remote applications and for those requiring isolation.

The ADS1286 is available in a 8-pin plastic mini DIP and a 8-lead SOIC.



International Airport Industrial Park • Mailing Address: PO Box 11400, Tucson, AZ 85734 • Street Address: 6730 S. Tucson Blvd., Tucson, AZ 85706 • Tel: (520) 746-1111

Twx: 910-952-1111 • Internet: http://www.burr-brown.com/ • Cable: BBRCORP • Telex: 066-6491 • FAX: (520) 889-1510 • Immediate Product Info: (800) 548-6132

## **SPECIFICATIONS**

At  $T_A = T_{MIN}$  to  $T_{MAX}$ , +V<sub>CC</sub> = +5V, V<sub>REF</sub> = +5V, f<sub>SAMPLE</sub> = 12.5kHz, , f<sub>CLK</sub> = 16 • f<sub>SAMPLE</sub>, unless otherwise specified.

		ADS1	1286, ADS	S1286A	ADS12	86K, AD	DS1286B ADS1286C, ADS1286L				
PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
ANALOG INPUT											
Full-Scale Input Range	+ln – (–ln)	0		V <sub>REF</sub>	*		*	*		*	V
Absolute Input Voltage	+In	-0.2		V <sub>CC</sub> +0.2	*		*	*		*	v
/ weer at a mage	–In	-0.2		+0.2	*		*	*		*	v
Capacitance		•	25		•	*		'	*		pF
Leakage Current			±1			*			*		μA
SYSTEM PERFORMANCE											
Resolution			12			*			*		Bits
No Missing Codes		12			*			*			Bits
Integral Linearity			±1	±2		*	*		±0.5	±1	LSB
Differential Linearity			±0.5	±1.0		*	±0.75		±0.25	±0.75	LSB
Offset Error			0.75	±3		*	*		*	*	LSB
Gain Error			±2	±8		*	*		*	*	LSB
Noise			50			*			*		μVrms
Power Supply Rejection			82			*			*		dB
SAMPLING DYNAMICS											
Conversion Time				12			*			*	Clk Cycles
Acquisition Time		1.5			*			*			Clk Cycles
Small Signal Bandwidth			500			*			*		kHz
DYNAMIC CHARACTERISTICS											
Total Harmonic Distortion	V <sub>IN</sub> = 5.0Vp-p at 1kHz		-85			*			*		dB
Total Hamiletine Bioterium	$V_{IN} = 5.0 \text{Vp-p at 5kHz}$		-83			*			*		dB
SINAD	$V_{IN} = 5.0 \text{Vp-p at } 1 \text{kHz}$		72			*			*		dB
Spurious Free Dynamic Range	$V_{IN} = 5.0 \text{Vp-p at 1kHz}$		90			*			*		dB
REFERENCE INPUT	114										
REF Input Range		1.25	2.5	V <sub>CC</sub> +0.05V	*	*	*	*	*	*	V
Input Resistance	$\overline{\text{CS}} = V_{\text{CC}}$	1.20	5000	VCC+0.00V	-74	*	*	~	*	-	MΩ
mpat redictance	$\overline{\text{CS}} = \text{GND},  f_{\text{CLK}} = \text{OHz}$		5000			*			*		MΩ
Current Drain	$\overline{CS} = V_{CC}$		0.01	2.5		*	*		*	*	μΑ
Carrone Brain	$t_{CYC} \ge 640 \mu s$ , $f_{CLK} \le 25 kHz$		2.4	20		*	*		*	*	μΑ
	$t_{CYC} = 80\mu s, f_{CLK} = 200kHz$		2.4	20		*	*		*	*	μΑ
DIGITAL INPUT/OUTPUT											
Logic Family			CMOS			*			*		
Logic Levels:			000								
V <sub>IH</sub>	I <sub>IH</sub> = +5μA	3		+V <sub>CC</sub>	*		*	*		*	V
V <sub>IL</sub>	I <sub>II</sub> = +5μA	0.0		0.8	*		*	*		*	V
V <sub>OH</sub>	I <sub>OH</sub> = 250μA	3		+V <sub>CC</sub>	*		*	*		*	V
V <sub>OL</sub>	I <sub>OL</sub> = 250μA	0.0		0.4	*		*	*		*	V
Data Format	OL		raight Bin			*			*		
POWER SUPPLY REQUIREMEN	ITS										
Power Supply Voltage											
V <sub>CC</sub>		+4.50	5	5.25	*	*	*	*	*	*	V
Quiescent Current, V <sub>ANA</sub>	$t_{CYC} \ge 640\mu S$ , $f_{CLK} \le 25kHz$		200	400		*	*		*	*	μΑ
, पारप	$t_{CVC} = 90\mu S, f_{CLK} = 200kHz$		250	500		*	*		*	*	μA
Power Down	$\overline{CS} = V_{CC}$			3			*			*	μA
TEMPERATURE RANGE											
Specified Performance	ADS1286, K, L	0		+70	*		*	*		*	°C
•	ADS1286A, B, C	-40		+85	*		*	*		*	°C
	- , , -							<u> </u>			

<sup>\*</sup> Specifications same as grade to the left.

## **TIMING CHARACTERISTICS**

 $f_{CLK}$  = 200kHz,  $T_A$  =  $T_{MIN}$  to  $T_{MAX}$ .

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
t <sub>SMPL</sub>	Analog Input Sample Time	See Operating Sequence	1.5		2.0	Clk Cycles
t <sub>SMPL (MAX)</sub>	Maximum Sampling Frequency	ADS1286			20	kHz
t <sub>CONV</sub>	Conversion Time	See Operating Sequence		12		Clk Cycles
$t_{dDO}$	Delay TIme, DCLOCK↓ to D <sub>OUT</sub> Data Valid	See Test Circuits		85	150	ns
t <sub>dis</sub>	Delay TIme, CS↑ to D <sub>OUT</sub> Hi-Z	See Test Circuits		25	50	ns
t <sub>en</sub>	Delay Tlme, DCLOCK↓ to D <sub>OUT</sub> Enable	See Test Circuits		50	100	ns
$t_{hDO}$	Output Data Remains Valid After DCLOCK↓	$C_{LOAD} = 100pF$	15	30		ns
t <sub>f</sub>	D <sub>OUT</sub> Fall Time	See Test Circuits		70	100	ns
t <sub>r</sub>	D <sub>OUT</sub> Rise Time	See Test Circuits		60	100	ns
t <sub>CSD</sub>	Delay Time, CS↓ to DCLOCK↓	See Operating Sequence			0	ns
t <sub>SUCS</sub>	Delay Time, CS↓ to DCLOCK↑	See Operating Sequence	30			ns




#### **ABSOLUTE MAXIMUM RATINGS(1)**

+V <sub>CC</sub>	+6V
Analog Input	
Logic Input	
Case Temperature	
Junction Temperature	+150°C
Storage Temperature	+125°C
External Reference Voltage	+5.5V

NOTE: (1) Stresses above these ratings may permanently damage the device.

#### **PIN CONFIGURATION**



## ELECTROSTATIC DISCHARGE SENSITIVITY

Electrostatic discharge can cause damage ranging from performance degradation to complete device failure. Burr-Brown Corporation recommends that all integrated circuits be handled and stored using appropriate ESD protection methods.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet published specifications.

#### **PIN ASSIGNMENTS**

PIN	NAME	DESCRIPTION
1	$V_{REF}$	Reference Input.
2	+In	Non Inverting Input.
3	–In	Inverting Input. Connect to ground or remote ground sense point.
4	GND	Ground.
5	CS/SHDN	Chip Select when low, Shutdown Mode when high.
6	D <sub>OUT</sub>	The serial output data word is comprised of 12 bits of data. In operation the data is valid on the falling edge of DCLOCK. The second clock pulse after the falling edge of $\overline{\text{CS}}$ enables the serial output. After one null bit the data is valid for the next 12 edges.
7	DCLOCK	Data Clock synchronizes the serial data transfer and determines conversion speed.
8	+V <sub>CC</sub>	Power Supply.

#### PACKAGE/ORDERING INFORMATION


PRODUCT	INTEGRAL LINEARITY	TEMPERATURE RANGE	PACKAGE	PACKAGE DRAWING NUMBER <sup>(1)</sup>
ADS1286P	±2	0°C to +70°C	Plastic DIP	006
ADS1286PK	±2	0°C to +70°C	Plastic DIP	006
ADS1286PL	±1	0°C to +70°C	Plastic DIP	006
ADS1286U	±2	0°C to +70°C	SOIC	182
ADS1286UK	±2	0°C to +70°C	SOIC	182
ADS1286UL	±1	0°C to +70°C	SOIC	182
ADS1286PA	±2	-40°C to +85°C	Plastic DIP	006
ADS1286PB	±2	–40°C to +85°C	Plastic DIP	006
ADS1286PC	±1	-40°C to +85°C	Plastic DIP	006
ADS1286UA	±2	–40°C to +85°C	SOIC	182
ADS1286UB	±2	–40°C to +85°C	SOIC	182
ADS1286UC	±1	–40°C to +85°C	SOIC	182


NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix C of Burr-Brown IC Data Book.


The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.





## **TYPICAL PERFORMANCE CURVES**



















## TYPICAL PERFORMANCE CURVES (CONT)



















## TYPICAL PERFORMANCE CURVES (CONT)


















## **TYPICAL PERFORMANCE CURVES (CONT)**







#### **TIMING DIAGRAMS AND TEST CIRCUITS**






FIGURE 1. ADS1286 Operating Sequence.

## **SERIAL INTERFACE**

The ADS1286 communicates with microprocessors and other external digital systems via a synchronous 3-wire serial interface. DCLOCK synchronizes the data transfer with each bit being transmitted on the falling DCLOCK edge and captured on the rising DCLOCK edge in the receiving system. A falling  $\overline{\text{CS}}$  initiates data transfer as shown in Figure 1. After  $\overline{\text{CS}}$  falls, the second DCLOCK pulse enables  $D_{\text{OUT}}$ . After one null bit, the A/D conversion result is output on the  $D_{\text{OUT}}$  line. Bringing  $\overline{\text{CS}}$  high resets the ADS1286 for the next data exchange.

## **MICROPOWER OPERATION**

With typical operating currents of  $250\mu A$  and automatic shutdown between conversions, the ADS1286 achieves extremely low power consumption over a wide range of sample rates (see Figure 2). The auto-shutdown allows the supply current to drop with sample rate.

#### **SHUTDOWN**

The ADS1286 is equipped with automatic shutdown features. The device draws power when the  $\overline{CS}$  pin is LOW and shuts down completely when the pin is HIGH. The bias circuit and comparator powers down and the reference input becomes high impedance at the end of each conversion

leaving the DCLOCK running to clock out the LSB first data or zeroes. If the  $\overline{CS}$  input is not running rail-to-rail, the input logic buffer will draw current. This current may be large compared to the typical supply current. To obtain the lowest supply current, bring the  $\overline{CS}$  pin to ground when it is low and to supply voltage when it is high.




FIGURE 2. Automatic Power Shutdown Between Conversions Allows Power Consumption to Drop with Sample Rate.

#### MINIMIZING POWER DISSIPATION

In systems that have significant time between conversions, the lowest power drain will occur with the minimum  $\overline{CS}$  LOW time. Bringing  $\overline{CS}$  LOW, transferring data as quickly as possible, and then bringing it back HIGH will result in the lowest current drain. This minimizes the amount of time the device draws power. After a conversion the A/D automatically shuts down even if  $\overline{CS}$  is held LOW. If the clock is left running to clock out LSB-data or zero, the logic will draw a small amount of current (see Figure 3).




FIGURE 3. Shutdown Current with  $\overline{CS}$  HIGH is Lower than with  $\overline{CS}$  LOW.

### RC INPUT FILTERING

It is possible to filter the inputs with an RC network as shown in Figure 4. For large values of  $C_{FILTER}$  (e.g.,  $1\mu F$ ), the capacitive input switching currents are averaged into a net DC current. Therefore, a filter should be chosen with a small resistor and large capacitor to prevent DC drops across the resistor. The magnitude of the DC current is approximately  $I_{DC}=20 pF~x~V_{IN}/t_{CYC}$  and is roughly proportional to  $V_{IN}.$  When running at the minimum cycle time of 64µs, the input current equals  $1.56\mu A$  at  $V_{IN}=5V.$  In this case, a filter resistor of  $75\Omega$  will cause 0.1LSB of full-scale error. If a larger filter resistor must be used, errors can be eliminated by increasing the cycle time.




FIGURE 4. RC Input Filtering.

## REDUCED REFERENCE OPERATION

The effective resolution of the ADS1286 can be increased by reducing the input span of the converter. The ADS1286 exhibits good linearity and gain over a wide range of reference voltages (see Typical Performance Curves "Change in Linearity vs Reference Voltage" and "Change in Gain vs Reference Voltage"). However, care must be taken when operating at low values of  $V_{REF}$  because of the reduced LSB size and the resulting higher accuracy requirement placed on the converter. The following factors must be considered when operating at low  $V_{REF}$  values:

- 1. Offset
- 2. Noise

#### OFFSET WITH REDUCED $V_{\rm RFF}$

The offset of the ADS1286 has a larger effect on the output code. When the ADC is operated with reduced reference voltage. The offset (which is typically a fixed voltage) becomes a larger fraction of an LSB as the size of the LSB is reduced. The Typical Performance Curve "Change in Offset vs Reference Voltage" shows how offset in LSBs is related to reference voltage for a typical value of  $V_{OS}$ . For example, a  $V_{OS}$  of 122 $\mu$ V which is 0.1 LSB with a 5V reference becomes 0.5LSB with a 1V reference and 2.5LSBs with a 0.2V reference. If this offset is unacceptable, it can be corrected digitally by the receiving system or by offsetting the negative input of the ADS1286.

## NOISE WITH REDUCED $V_{\rm REF}$

The total input referred noise of the ADS1286 can be reduced to approximately  $200\mu V$  peak-to-peak using a ground plane, good bypassing, good layout techniques and minimizing noise on the reference inputs. This noise is insignificant with a 5V reference but will become a larger fraction of an LSB as the size of the LSB is reduced.

For operation with a 5V reference, the  $200\mu V$  noise is only 0.15LSB peak-to-peak. In this case, the ADS1286 noise will contribute virtually no uncertainty to the output code. However, for reduced references, the noise may become a significant fraction of an LSB and cause undesirable jitter in the output code. For example, with a 2.5V reference this same  $200\mu V$  noise is 0.3LSB peak-to-peak. If the reference is further reduced to 1V, the  $200\mu V$  noise becomes equal to 0.8LSBs and a stable code may be difficult to achieve. In this case averaging multiple readings may be necessary.




FIGURE 5. Thermocouple Application Using a MUX to Scale the Input Range of the ADS1286.




FIGURE 6. ADS1286 with RTD Sensor.

www.ti.com

7-Oct-2025

#### **PACKAGING INFORMATION**

Orderable part number	Status (1)	Material type (2)	Package   Pins	Package qty   Carrier	<b>RoHS</b> (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
ADS1286UA	Active	Production	SOIC (D)   8	75   TUBE	Yes	Call TI	Level-2-260C-1 YEAR	-40 to 85	ADS 1286U A
ADS1286UA.B	Active	Production	SOIC (D)   8	75   TUBE	Yes	Call TI	Level-2-260C-1 YEAR	-40 to 85	ADS 1286U A
ADS1286UA/2K5	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	Call TI	Level-2-260C-1 YEAR	-40 to 85	ADS 1286U A
ADS1286UA/2K5.B	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	Call TI	Level-2-260C-1 YEAR	-40 to 85	ADS 1286U A
ADS1286UA/2K5G4	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	Call TI	Level-2-260C-1 YEAR	-40 to 85	ADS 1286U A
ADS1286UAG4	Active	Production	SOIC (D)   8	75   TUBE	Yes	Call TI	Level-2-260C-1 YEAR	-40 to 85	ADS 1286U A
ADS1286UB	Active	Production	SOIC (D)   8	75   TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ADS 1286U B
ADS1286UB.B	Active	Production	SOIC (D)   8	75   TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ADS 1286U B
ADS1286UC	Active	Production	SOIC (D)   8	75   TUBE	Yes	Call TI	Level-3-260C-168 HR	-40 to 85	ADS 1286U C
ADS1286UC.B	Active	Production	SOIC (D)   8	75   TUBE	Yes	Call TI	Level-3-260C-168 HR	-40 to 85	ADS 1286U C
ADS1286UL/2K5	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ADS 1286U L



#### PACKAGE OPTION ADDENDUM

www.ti.com 7-Oct-2025

Orderable part number	Status (1)	Material type	Package   Pins	Package qty   Carrier	<b>RoHS</b> (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
ADS1286UL/2K5.B	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ADS 1286U L

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

- (3) RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.
- (4) Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.
- (5) **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.
- (6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 24-Jul-2025

#### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ADS1286UA/2K5	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
ADS1286UL/2K5	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

www.ti.com 24-Jul-2025




#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
ADS1286UA/2K5	SOIC	D	8	2500	353.0	353.0	32.0	
ADS1286UL/2K5	SOIC	D	8	2500	353.0	353.0	32.0	

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 24-Jul-2025

#### **TUBE**



\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
ADS1286UA	D	SOIC	8	75	506.6	8	3940	4.32
ADS1286UA.B	D	SOIC	8	75	506.6	8	3940	4.32
ADS1286UAG4	D	SOIC	8	75	506.6	8	3940	4.32
ADS1286UB	D	SOIC	8	75	506.6	8	3940	4.32
ADS1286UB.B	D	SOIC	8	75	506.6	8	3940	4.32
ADS1286UC	D	SOIC	8	75	506.6	8	3940	4.32
ADS1286UC.B	D	SOIC	8	75	506.6	8	3940	4.32

#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated