#### **Features**

- Low-voltage and Standard-voltage Operation
  - $-2.7 (V_{CC} = 2.7V \text{ to } 5.5V)$
  - $-1.8 (V_{CC} = 1.8V \text{ to } 5.5V)$
- User-selectable Internal Organization
  - 1K: 128 x 8 or 64 x 16
  - 2K: 256 x 8 or 128 x 16
  - 4K: 512 x 8 or 256 x 16
- Three-wire Serial Interface
- 2 MHz Clock Rate (5V)
- Self-timed Write Cycle (10 ms max)
- High Reliability
  - Endurance: 1 Million Write Cycles
  - Data Retention: 100 Years
- Automotive Grade, Extended Temperature and Lead-Free/Halogen-Free Devices Available
- 8-lead PDIP, 8-lead JEDEC SOIC, 8-lead EIAJ SOIC, 8-lead MAP, 8-lead TSSOP, and 8-ball dBGA2<sup>™</sup> Packages

# **Description**


The AT93C46/56/66 provides 1024/2048/4096 bits of serial electrically erasable programmable read-only memory (EEPROM), organized as 64/128/256 words of 16 bits each (when the ORG pin is connected to VCC), and 128/256/512 words of 8 bits each (when the ORG pin is tied to ground). The device is optimized for use in many industrial and commercial applications where low-power and low-voltage operations are essential. The AT93C46/56/66 is available in space-saving 8-lead PDIP, 8-lead JEDEC SOIC, 8-lead EIAJ SOIC, 8-lead MAP, 8-lead TSSOP, and 8-lead dBGA2™ packages.

The AT93C46/56/66 is enabled through the Chip Select pin (CS) and accessed via a three-wire serial interface consisting of Data Input (DI), Data Output (DO), and Shift Clock (SK). Upon receiving a Read instruction at DI, the address is decoded and the data is clocked out serially on the DO pin. The Write cycle is completely self-timed, and no separate Erase cycle is required before Write. The Write cycle is only enabled when the part is in the Erase/Write Enable state. When CS is brought high following the initiation of a Write cycle, the DO pin outputs the Ready/Busy status of the part.

The AT93C46/56/66 is available in 2.7V to 5.5V and 1.8V to 5.5V versions.

Table 1. Pin Configurations

Pin Name	Function
CS	Chip Select
SK	Serial Data Clock
DI	Serial Data Input
DO	Serial Data Output
GND	Ground
VCC	Power Supply
ORG	Internal Organization
DC	Don't Connect





# Three-wire Serial EEPROMs


1K (128 x 8 or 64 x 16)

2K (256 x 8 or 128 x 16)

4K (512 x 8 or 256 x 16)

# AT93C46 AT93C56<sup>(1)</sup> AT93C66<sup>(2)</sup>

- Note: 1. This device is not recommended for new designs. Please refer to AT93C56A.
  - This device is not recommended for new designs. Please refer to AT93C66A.








## **Absolute Maximum Ratings\***

Operating Temperature55°C to +125°C
Storage Temperature65°C to +150°C
Voltage on Any Pin with Respect to Ground1.0V to +7.0V
Maximum Operating Voltage
DC Output Current

\*NOTICE:

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability

Figure 1. Block Diagram



Note: When the ORG pin is connected to VCC, the "x 16" organization is selected. When it is connected to ground, the "x 8" organization is selected. If the ORG pin is left unconnected and the application does not load the input beyond the capability of the internal 1 Meg ohm pullup, then the "x 16" organization is selected. The feature is not available on the 1.8V devices.

For the AT93C46, if "x 16" organization is the mode of choice and Pin 6 (ORG) is left unconnected, Atmel recommends using the AT93C46A device. For more details, see the AT93C46A datasheet.

**Table 2.** Pin Capacitance<sup>(1)</sup>

Applicable over recommended operating range from  $T_A = 25^{\circ}C$ , f = 1.0 MHz,  $V_{CC} = +5.0V$  (unless otherwise noted)

Symbol	Test Conditions	Max	Units	Conditions
C <sub>OUT</sub>	Output Capacitance (DO)	5	pF	$V_{OUT} = 0V$
C <sub>IN</sub>	Input Capacitance (CS, SK, DI)	5	pF	$V_{IN} = 0V$

Note: 1. This parameter is characterized and is not 100% tested.

Table 3. DC Characteristics

Applicable over recommended operating range from:  $T_{AI} = -40^{\circ}C$  to +85°C,  $V_{CC} = +1.8V$  to +5.5V,  $T_{AE} = -40^{\circ}C$  to +125°C,  $V_{CC} = +1.8V$  to +5.5V (unless otherwise noted)

Symbol	Parameter	Test Condition		Min	Тур	Max	Unit
V <sub>CC1</sub>	Supply Voltage			1.8		5.5	V
$V_{CC2}$	Supply Voltage			2.7		5.5	V
V <sub>CC3</sub>	Supply Voltage			4.5		5.5	V
1	Supply Current	V - F 0V	READ at 1.0 MHz		0.5	2.0	mA
I <sub>CC</sub>	Supply Current	V <sub>CC</sub> = 5.0V	WRITE at 1.0 MHz		0.5	2.0	mA
I <sub>SB1</sub>	Standby Current	V <sub>CC</sub> = 1.8V	CS = 0V		0	0.1	μΑ
I <sub>SB2</sub>	Standby Current	V <sub>CC</sub> = 2.7V	CS = 0V		6.0	10.0	μΑ
I <sub>SB3</sub>	Standby Current	V <sub>CC</sub> = 5.0V			17	30	μΑ
I <sub>IL</sub>	Input Leakage	$V_{IN} = 0V \text{ to } V_{CC}$			0.1	1.0	μΑ
I <sub>OL</sub>	Output Leakage	$V_{IN} = 0V \text{ to } V_{CC}$			0.1	1.0	μΑ
$V_{IL1}^{(1)}$	Input Low Voltage	0.71/ < 1/	E EV	-0.6		8.0	V
V <sub>IH1</sub> <sup>(1)</sup>	Input High Voltage		′ <sub>CC</sub> ≤ 5.5V	2.0		V <sub>CC</sub> + 1	V
V <sub>IL2</sub> <sup>(1)</sup>	Input Low Voltage	1.01/ < 1		-0.6		V <sub>CC</sub> x 0.3	V
V <sub>IH2</sub> <sup>(1)</sup>	Input High Voltage	1.8∨ ≤ ∨	$1.8V \le V_{CC} \le 2.7V$			V <sub>CC</sub> + 1	V
V <sub>OL1</sub>	Output Low Voltage	0.71/21/25 51/	I <sub>OL</sub> = 2.1 mA			0.4	V
V <sub>OH1</sub>	Output High Voltage	$2.7V \le V_{CC} \le 5.5V$	$I_{OH} = -0.4 \text{ mA}$	2.4			V
V <sub>OL2</sub>	Output Low Voltage	1.01/21/2071/	I <sub>OL</sub> = 0.15 mA			0.2	V
V <sub>OH2</sub>	Output High Voltage	$1.8V \le V_{CC} \le 2.7V$	I <sub>OH</sub> = -100 μA	V <sub>CC</sub> - 0.2			V

Note: 1.  $V_{IL}$  min and  $V_{IH}$  max are reference only and are not tested.





Table 4. AC Characteristics

Applicable over recommended operating range from  $T_{AI} = -40^{\circ}C$  to  $+85^{\circ}C$ ,  $V_{CC} = As$  Specified, CL = 1 TTL Gate and 100 pF (unless otherwise noted)

Symbol	Parameter	Test Condition		Min	Тур	Max	Units
f <sub>SK</sub>	SK Clock Frequency	$4.5V \le V_{CC} \le 5.5V$ $2.7V \le V_{CC} \le 5.5V$ $1.8V \le V_{CC} \le 5.5V$	/	0 0 0		2 1 0.25	MHz
t <sub>SKH</sub>	SK High Time	$4.5V \le V_{CC} \le 5.5V$ $2.7V \le V_{CC} \le 5.5V$ $1.8V \le V_{CC} \le 5.5V$	/	250 250 1000			ns
t <sub>SKL</sub>	SK Low Time	$4.5V \le V_{CC} \le 5.5V$ $2.7V \le V_{CC} \le 5.5V$ $1.8V \le V_{CC} \le 5.5V$	/	250 250 1000			ns
t <sub>CS</sub>	Minimum CS Low Time	$4.5V \le V_{CC} \le 5.5V$ $2.7V \le V_{CC} \le 5.5V$ $1.8V \le V_{CC} \le 5.5V$	1	250 250 1000			ns
t <sub>CSS</sub>	CS Setup Time	Relative to SK	$\begin{array}{c} 4.5V \leq V_{CC} \leq 5.5V \\ 2.7V \leq V_{CC} \leq 5.5V \\ 1.8V \leq V_{CC} \leq 5.5V \end{array}$	50 50 200			ns
t <sub>DIS</sub>	DI Setup Time	Relative to SK	$4.5V \le V_{CC} \le 5.5V$ $2.7V \le V_{CC} \le 5.5V$ $1.8V \le V_{CC} \le 5.5V$	100 100 400			ns
t <sub>CSH</sub>	CS Hold Time	Relative to SK		0			ns
t <sub>DIH</sub>	DI Hold Time	Relative to SK	$4.5V \le V_{CC} \le 5.5V$ $2.7V \le V_{CC} \le 5.5V$ $1.8V \le V_{CC} \le 5.5V$	100 100 400			ns
t <sub>PD1</sub>	Output Delay to "1"	AC Test	$4.5V \le V_{CC} \le 5.5V$ $2.7V \le V_{CC} \le 5.5V$ $1.8V \le V_{CC} \le 5.5V$			250 250 1000	ns
t <sub>PD0</sub>	Output Delay to "0"	AC Test	$4.5V \le V_{CC} \le 5.5V$ $2.7V \le V_{CC} \le 5.5V$ $1.8V \le V_{CC} \le 5.5V$			250 250 1000	ns
t <sub>SV</sub>	CS to Status Valid	AC Test	$4.5V \le V_{CC} \le 5.5V$ $2.7V \le V_{CC} \le 5.5V$ $1.8V \le V_{CC} \le 5.5V$			250 250 1000	ns
t <sub>DF</sub>	CS to DO in High Impedance	AC Test CS = V <sub>IL</sub>	$4.5V \le V_{CC} \le 5.5V$ $2.7V \le V_{CC} \le 5.5V$ $1.8V \le V_{CC} \le 5.5V$			100 100 400	ns
tue	Write Cycle Time					10	ms
t <sub>WP</sub>	Willo Oyole Time		$4.5V \le V_{CC} \le 5.5V$	0.1	3		ms
Endurance <sup>(1)</sup>	5.0V, 25°C			1M			Write Cycles

Note: 1. This parameter is characterized and is not 100% tested.

Table 5. Instruction Set for the AT93C46

		Op	Add	ress	Data		
Instruction	SB	Code	x 8	x 16	x 8	x 16	Comments
READ	1	10	$A_6 - A_0$	$A_5 - A_0$			Reads data stored in memory, at specified address
EWEN	1	00	11XXXXX	11XXXX			Write enable must precede all programming modes
ERASE	1	11	$A_6 - A_0$	$A_5 - A_0$			Erases memory location A <sub>n</sub> – A <sub>0</sub>
WRITE	1	01	$A_6 - A_0$	$A_5 - A_0$	$D_7 - D_0$	$D_{15} - D_0$	Writes memory location A <sub>n</sub> – A <sub>0</sub>
ERAL	1	00	10XXXXX	10XXXX			Erases all memory locations. Valid only at $V_{\rm CC}$ = 4.5V to 5.5V
WRAL	1	00	01XXXXX	01XXXX	D <sub>7</sub> – D <sub>0</sub>	D <sub>15</sub> – D <sub>0</sub>	Writes all memory locations. Valid only at $V_{CC} = 4.5V$ to $5.5V$
EWDS	1	00	00XXXXX	00XXXX			Disables all programming instructions

Note: The Xs in the address field represent DON'T CARE values and must be clocked.

**Table 6.** Instruction Set for the AT93C56<sup>(1)</sup> and AT93C66<sup>(2)</sup>

		Ор	Address		Data		
Instruction	SB	Code	x 8	x 16	x 8	x 16	Comments
READ	1	10	$A_8 - A_0$	$A_7 - A_0$			Reads data stored in memory, at specified address
EWEN	1	00	11XXXXXXX	11XXXXXX			Write enable must precede all programming modes
ERASE	1	11	$A_8 - A_0$	$A_7 - A_0$			Erases memory location A <sub>n</sub> – A <sub>0</sub>
WRITE	1	01	$A_8 - A_0$	$A_7 - A_0$	$D_7 - D_0$	$D_{15} - D_0$	Writes memory location A <sub>n</sub> - A <sub>0</sub>
ERAL	1	00	10XXXXXXX	10XXXXXX			Erases all memory locations. Valid only at $V_{CC} = 4.5V$ to $5.5V$
WRAL	1	00	01XXXXXXX	01XXXXXX	D <sub>7</sub> – D <sub>0</sub>	D <sub>15</sub> – D <sub>0</sub>	Writes all memory locations. Valid only at $V_{CC}$ = 5.0V ±10% and Disable Register cleared
EWDS	1	00	00XXXXXXX	00XXXXXX			Disables all programming instructions

Note: 1. This device is not recommended for new designs. Please refer to AT93C56A.

2. This device is not recommended for new designs. Please refer to AT93C66A.



# Functional Description

The AT93C46/56/66 is accessed via a simple and versatile three-wire serial communication interface. Device operation is controlled by seven instructions issued by the host processor. A valid instruction starts with a rising edge of CS and consists of a start bit (logic "1") followed by the appropriate op code and the desired memory address location.

**READ (READ):** The Read (READ) instruction contains the address code for the memory location to be read. After the instruction and address are decoded, data from the selected memory location is available at the serial output pin DO. Output data changes are synchronized with the rising edges of serial clock SK. It should be noted that a dummy bit (logic "0") precedes the 8- or 16-bit data output string.

**ERASE/WRITE ENABLE (EWEN):** To assure data integrity, the part automatically goes into the Erase/Write Disable (EWDS) state when power is first applied. An Erase/Write Enable (EWEN) instruction must be executed first before any programming instructions can be carried out. Please note that once in the EWEN state, programming remains enabled until an EWDS instruction is executed or  $V_{CC}$  power is removed from the part.

**ERASE** (ERASE): The Erase (ERASE) instruction programs all bits in the specified memory location to the logical "1" state. The self-timed erase cycle starts once the Erase instruction and address are decoded. The DO pin outputs the Ready/Busy status of the part if CS is brought high after being kept low for a minimum of 250 ns ( $t_{\rm CS}$ ). A logic "1" at pin DO indicates that the selected memory location has been erased and the part is ready for another instruction.

**WRITE (WRITE):** The Write (WRITE) instruction contains the 8 or 16 bits of data to be written into the specified memory location. The self-timed programming cycle t<sub>WP</sub> starts after the last bit of data is received at serial data input pin DI. The DO pin outputs the Read/Busy status of the part if CS is brought high after being kept low for a minimum of 250 ns (t<sub>CS</sub>). A logic "0" at DO indicates that programming is still in progress. A logic "1" indicates that the memory location at the specified address has been written with the data pattern contained in the instruction and the part is ready for further instructions. A Ready/Busy status cannot be obtained if the CS is brought high after the end of the self-timed programming cycle tWP.


**ERASE ALL (ERAL):** The Erase All (ERAL) instruction programs every bit in the memory array to the logic "1" state and is primarily used for testing purposes. The DO pin outputs the Ready/Busy status of the part if CS is brought high after being kept low for a minimum of 250 ns ( $t_{CS}$ ). The ERAL instruction is valid only at  $V_{CC} = 5.0V \pm 10\%$ .

WRITE ALL (WRAL): The Write All (WRAL) instruction programs all memory locations with the data patterns specified in the instruction. The DO pin outputs the Ready/Busy status of the part if CS is brought high after being kept low for a minimum of 250 ns ( $t_{CS}$ ). The WRAL instruction is valid only at  $V_{CC} = 5.0V \pm 10\%$ .

**ERASE/WRITE DISABLE (EWDS):** To protect against accidental data disturb, the Erase/Write Disable (EWDS) instruction disables all programming modes and should be executed after all programming operations. The operation of the Read instruction is independent of both the EWEN and EWDS instructions and can be executed at any time.

# **Timing Diagrams**

Figure 2. Synchronous Data Timing



Note: 1. This is the minimum SK period.

Table 7. Organization Key for Timing Diagrams

	AT93C46 (1K)		AT93C5	6 (2K) <sup>(1)</sup>	AT93C6	6 (4K) <sup>(2)</sup>
I/O	x 8	x 16	x 8	x 16	x 8	x 16
A <sub>N</sub>	A <sub>6</sub>	A <sub>5</sub>	A <sub>8</sub> <sup>(3)</sup>	A <sub>7</sub> <sup>(4)</sup>	A <sub>8</sub>	A <sub>7</sub>
D <sub>N</sub>	D <sub>7</sub>	D <sub>15</sub>	D <sub>7</sub>	D <sub>15</sub>	D <sub>7</sub>	D <sub>15</sub>

Notes: 1. This device is not recommended for new designs. Please refer to AT93C56A.

- 2. This device is not recommended for new designs. Please refer to AT93C66A.
- 3.  $A_8$  is a *don't care* value, but the extra clock is required.
- 4.  $A_7$  is a *don't care* value, but the extra clock is required.



Figure 3. READ Timing




Figure 4. EWEN Timing




Figure 5. EWDS Timing




Figure 6. WRITE Timing





Figure 7. WRAL Timing<sup>(1)</sup>



Note: 1. Valid only at  $V_{CC} = 4.5V$  to 5.5V.

Figure 8. ERASE Timing









Figure 9. ERAL Timing<sup>(1)</sup>



Note: 1. Valid only at  $V_{CC} = 4.5V$  to 5.5V.

# AT93C46 Ordering Information<sup>(1)</sup>

Ordering Code	Package	Operation Range
AT93C46-10PI-2.7	8P3	
AT93C46-10SI-2.7	8S1	Industrial
AT93C46R-10SI-2.7	8S1	(–40°C to 85°C)
AT93C46W-10SI-2.7	8S2	(-40 C to 85 C)
AT93C46-10TI-2.7	8A2	
AT93C46-10PI-1.8	8P3	
AT93C46-10SI-1.8	8S1	Industrial
AT93C46R-10SI-1.8	8S1	(–40°C to 85°C)
AT93C46W-10SI-1.8	8S2	(-40°C to 85°C)
AT93C46-10TI-1.8	8A2	
AT93C46-10PU-2.7	8P3	
AT93C46-10PU-1.8	8P3	
AT93C46-10SU-2.7	8S1	
AT93C46-10SU-1.8	8S1	
AT93C46-10TU-2.7	8A2	Lead-free/Halogen-free/
AT93C46-10TU-1.8	8A2	Industrial Temperature
AT93C46Y1-10YU-2.7	8Y1	(–40°C to 85°C)
AT93C46Y1-10YU-1.8	8Y1	( 10 0 10 00 0)
AT93C46Y5-10YU-2.7	8Y5	
AT93C46Y5-10YU-1.8	8Y5	
AT93C46U3-10UU-2.7	8U3-1	
AT93C46U3-10UU-1.8	8U3-1	
AT93C46-W2.7-11 <sup>(2)</sup>	Die Sale	Industrial
AT93C46-W1.8-11 <sup>(2)</sup>	Die Sale	(-40°C to 85°C)

Notes: 1. For 2.7V devices used in the 4.5V to 5.5V range, please refer to performance values in the Table 3 on page 3 and Table 4 on page 4.

	Package Type
8P3	8-lead, 0.300" Wide, Plastic Dual Inline Package (PDIP)
8S1	8-lead, 0.150" Wide, Plastic Gull Wing Small Outline (JEDEC SOIC)
8S2	8-lead, 0.200" Wide, Plastic Gull Wing Small Outline (EIAJ SOIC)
8A2	8-lead, 0.170" Wide, Thin Shrink Small Outline Package (TSSOP)
8U3-1	8-ball, Die Ball Grid Array Package (dBGA2)
8Y1	8-lead, 4.90 mm x 3.00 mm Body, Dual Footprint, Non-leaded, Miniature Array Package (MAP)
8Y5	8-lead, 2.00 mm x 3.00 mm Body, Dual Footprint, Non-leaded, Miniature Array Package (MAP)
	Options
-2.7	Low Voltage (2.7V to 5.5V)
-1.8	Low Voltage (1.8V to 5.5V)
R	Rotated Pinout



<sup>2.</sup> Available in waffle pack and wafer form, order as SL719 for wafer form. Bumped die available upon request.



# AT93C56<sup>(1)</sup> Ordering Information

Ordering Code <sup>(2)</sup>	Package	Operation Range	
AT93C56-10PI-2.7	8P3		
AT93C56-10SI-2.7	8S1	Industrial	
AT93C56W-10SI-2.7	8S2		
AT93C56-10TI-2.7	8A2	(–40°C to 85°C)	
AT93C56Y1-10YI-2.7	8Y1		
AT93C56-10PI-1.8	8P3		
AT93C56-10SI-1.8	8S1	Industrial	
AT93C56W-10SI-1.8	8S2		
AT93C56-10TI-1.8	8A2	(-40°C to 85°C)	
AT93C56Y1-10YI-1.8	8Y1		

Note:

- 1. This device is not recommended for new designs. Please refer to AT93C56A.
- 2. For 2.7V devices used in the 4.5V to 5.5V range, please refer to performance values in Table 3 on page 3 and Table 4 on page 4.

	Package Type				
8P3	8-lead, 0.300" Wide, Plastic Dual Inline Package (PDIP)				
8S1	8-lead, 0.150" Wide, Plastic Gull Wing Small Outline (JEDEC SOIC)				
8S2	8-lead, 0.200" Wide, Plastic Gull Wing Small Outline (EIAJ SOIC)				
8A2	8-lead, 0.170" Wide, Thin Shrink Small Outline Package (TSSOP)				
8Y1	8-lead, 4.90 mm x 3.00 mm Body, Dual Footprint, Non-leaded, Miniature Array Package (MAP)				
	Options				
-2.7	Low Voltage (2.7V to 5.5V)				
1.8	Low Voltage (1.8V to 5.5V)				

# AT93C66<sup>(1)</sup> Ordering Information

Ordering Code <sup>(2)</sup>	Package	Operation Range		
AT93C66-10PI-2.7	8P3			
AT93C66-10SI-2.7	8S1	Industrial		
AT93C66W-10SI-2.7	8S2	Industrial (–40°C to 85°C)		
AT93C66-10TI-2.7	8A2			
AT93C66Y1-10YI-2.7	8Y1			
AT93C66-10PI-1.8	8P3			
AT93C66-10SI-1.8	8S1	Industrial		
AT93C66W-10SI-1.8	8S2			
AT93C66-10TI-1.8	8A2	(-40°C to 85°C)		
AT93C66Y1-10YI-1.8	8Y1			

- Notes: 1. This device is not recommended for new designs. Please refer to AT93C66A.
  - 2. For 2.7V devices used in the 4.5V to 5.5V range, please refer to performance values in Table 3 on page 3 and Table 4 on page 4.


	Package Type			
8P3	8-lead, 0.300" Wide, Plastic Dual Inline Package (PDIP)			
8S1	8-lead, 0.150" Wide, Plastic Gull Wing Small Outline (JEDEC SOIC)			
8S2	8-lead, 0.200" Wide, Plastic Gull Wing Small Outline (EIAJ SOIC)			
8A2	8-lead, 0.170" Wide, Thin Shrink Small Outline Package (TSSOP)			
8Y1	8-lead, 4.90 mm x 3.00 mm Body, Dual Footprint, Non-leaded, Miniature Array Package (MAP)			
	Options			
-2.7	Low Voltage (2.7V to 5.5V)			
-1.8	Low Voltage (1.8V to 5.5V)			






# **Packaging Information**


#### **8P3 - PDIP**



Top View



**End View** 



#### **COMMON DIMENSIONS**

(Unit of Measure = inches)

SYMBOL	MIN	NOM	MAX	NOTE
Α			0.210	2
A2	0.115	0.130	0.195	
b	0.014	0.018	0.022	5
b2	0.045	0.060	0.070	6
b3	0.030	0.039	0.045	6
С	0.008	0.010	0.014	
D	0.355	0.365	0.400	3
D1	0.005			3
Е	0.300	0.310	0.325	4
E1	0.240	0.250	0.280	3
е	0.100 BSC			
eA	0.300 BSC		4	
L	0.115	0.130	0.150	2


Notes:

- 1. This drawing is for general information only; refer to JEDEC Drawing MS-001, Variation BA for additional information.
- 2. Dimensions A and L are measured with the package seated in JEDEC seating plane Gauge GS-3.
- 3. D, D1 and E1 dimensions do not include mold Flash or protrusions. Mold Flash or protrusions shall not exceed 0.010 inch.
- 4. E and eA measured with the leads constrained to be perpendicular to datum.
- 5. Pointed or rounded lead tips are preferred to ease insertion.
- 6. b2 and b3 maximum dimensions do not include Dambar protrusions. Dambar protrusions shall not exceed 0.010 (0.25 mm).


01/09/02

	TITLE	DRAWING NO.	REV.
2325 Orchard Parky San Jose, CA 9513		8P3	В


### 8S1 - JEDEC SOIC



Top View



Side View



**End View** 

### **COMMON DIMENSIONS**

(Unit of Measure = mm)

SYMBOL	MIN	NOM	MAX	NOTE
Α	1.35	_	1.75	
A1	0.10	-	0.25	
b	0.31	_	0.51	
С	0.17	_	0.25	
D	4.80	_	5.00	
E1	3.81	_	3.99	
E	5.79	_	6.20	
е	1.27 BSC			
L	0.40	_	1.27	
Ø	0°	_	8°	

Note: These drawings are for general information only. Refer to JEDEC Drawing MS-012, Variation AA for proper dimensions, tolerances, datums, etc.

10/7/03




1150 E. Cheyenne Mtn. Blvd. Colorado Springs, CO 80906 **TITLE 8S1**, 8-lead (0.150" Wide Body), Plastic Gull Wing Small Outline (JEDEC SOIC)


DRAWING NO. 8S1 B






#### 8S2 - EIAJ SOIC





**End View** 



#### **COMMON DIMENSIONS** (Unit of Measure = mm)


SYMBOL	MIN	NOM	MAX	NOTE
Α	1.70		2.16	
A1	0.05		0.25	
b	0.35		0.48	5
С	0.15		0.35	5
D	5.13		5.35	
E1	5.18		5.40	2, 3
E	7.70		8.26	
L	0.51		0.85	
Ø	0°		8°	
е		1.27 BSC		4

- Notes: 1. This drawing is for general information only; refer to EIAJ Drawing EDR-7320 for additional information.


  2. Mismatch of the upper and lower dies and resin burrs are not included.

  - 3. It is recommended that upper and lower cavities be equal. If they are different, the larger dimension shall be regarded.
  - 4. Determines the true geometric position.
  - 5. Values b and C apply to pb/Sn solder plated terminal. The standard thickness of the solder layer shall be 0.010 +0.010/-0.005 mm.


10/7/03



#### 8A2 - TSSOP




Top View



**End View** 

#### **COMMON DIMENSIONS**

(Unit of Measure = mm)



Side View

SYMBOL	MIN	NOM	MAX	NOTE
D	2.90	3.00	3.10	2, 5
Е		6.40 BSC		
E1	4.30	4.40	4.50	3, 5
Α	-	_	1.20	
A2	0.80	1.00	1.05	
b	0.19	_	0.30	4
е	0.65 BSC			
L	0.45	0.60	0.75	
L1		1.00 REF		

Notes: 1. This drawing is for general information only. Refer to JEDEC Drawing MO-153, Variation AA, for proper dimensions, tolerances, datums, etc.

- 2. Dimension D does not include mold Flash, protrusions or gate burrs. Mold Flash, protrusions and gate burrs shall not exceed 0.15 mm (0.006 in) per side.
- 3. Dimension E1 does not include inter-lead Flash or protrusions. Inter-lead Flash and protrusions shall not exceed 0.25 mm (0.010 in) per side.
- 4. Dimension b does not include Dambar protrusion. Allowable Dambar protrusion shall be 0.08 mm total in excess of the b dimension at maximum material condition. Dambar cannot be located on the lower radius of the foot. Minimum space between protrusion and adjacent lead is 0.07 mm.
- 5. Dimension D and E1 to be determined at Datum Plane H.

5/30/02




2325 Orchard Parkway San Jose, CA 95131 **TITLE 8A2**, 8-lead, 4.4 mm Body, Plastic
Thin Shrink Small Outline Package (TSSOP)

DRAWING NO. REV. 8A2 B






### 8U3-1 - dBGA2




Top View



Bottom View 8 SOLDER BALLS

1. Dimension "b" is measured at the maximum solder ball diameter.

This drawing is for general information only.



Side View

### COMMON DIMENSIONS

(Unit of Measure = mm)

SYMBOL	MIN	NOM	MAX	NOTE
Α	0.71	0.81	0.91	
A1	0.10	0.15	0.20	
A2	0.40	0.45	0.50	
b	0.20	0.25	0.30	
D	1.50 BSC			
Е	2.00 BSC			
е	0.50 BSC			
e1	0.25 REF			
d		1.00 BSC		
d1		0.25 REF		

6/24/03


<u>AIMEL</u>

1150 E. Cheyenne Mtn. Blvd. Colorado Springs, CO 80906 8U3-1, 8-ball, 1.50 x 2.00 mm Body, 0.50 mm pitch, Small Die Ball Grid Array Package (dBGA2)

DRAWING NO. PO8U3-1


REV.

### 8Y1 - MAP





#### 8Y5 - MAP



Notes:

- 1. This drawing is for general information only. Refer to JEDEC Drawing MO-229, for proper dimensions, tolerances, datums, etc.
- 2. Dimension b applies to metallized terminal and is measured between 0.15 mm and 0.30 mm from the terminal tip. If the terminal has the optional radius on the other end of the terminal, the dimension should not be measured in that radius area.

11/12/03

	TITLE		REV.
2325 Orchard Parkway San Jose, CA 95131	<b>8Y5</b> , 8-lead 2.0 x 3.0 mm Body, 0.50 mm Pitch, Mini-Map, Dual No Lead Package (DFN)	8Y5	А



#### **Atmel Corporation**

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311

Fax: 1(408) 487-2600

#### **Regional Headquarters**

#### Europe

Atmel Sarl Route des Arsenaux 41 Case Postale 80 CH-1705 Fribourg Switzerland

Tel: (41) 26-426-5555 Fax: (41) 26-426-5500

#### Asia

Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimshatsui East Kowloon Hong Kong

Tel: (852) 2721-9778 Fax: (852) 2722-1369

#### Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan

Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581

#### **Atmel Operations**

#### Memory

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314

#### Microcontrollers

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314

La Chantrerie BP 70602 44306 Nantes Cedex 3, France Tel: (33) 2-40-18-18-18 Fax: (33) 2-40-18-19-60

#### ASIC/ASSP/Smart Cards

Zone Industrielle 13106 Rousset Cedex, France Tel: (33) 4-42-53-60-00

Fax: (33) 4-42-53-60-01

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA

Tel: 1(719) 576-3300 Fax: 1(719) 540-1759

Scottish Enterprise Technology Park Maxwell Building East Kilbride G75 0QR, Scotland

Tel: (44) 1355-803-000 Fax: (44) 1355-242-743

#### RF/Automotive

Theresienstrasse 2 Postfach 3535 74025 Heilbronn, Germany Tel: (49) 71-31-67-0 Fax: (49) 71-31-67-2340

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA

Tel: 1(719) 576-3300 Fax: 1(719) 540-1759

Biometrics/Imaging/Hi-Rel MPU/ High Speed Converters/RF Datacom

Avenue de Rochepleine

BP 123

38521 Saint-Egreve Cedex, France

Tel: (33) 4-76-58-30-00 Fax: (33) 4-76-58-34-80

Literature Requests www.atmel.com/literature

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL'S TERMS AND CONDITIONS OF SALE LOCATED ON ATMEL'S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Atmel's products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.

© Atmel Corporation 2004. All rights reserved. Atmel<sup>®</sup>, logo and combinations thereof, are registered trademarks, Everywhere You Are<sup>SM</sup> and dBGA<sup>TM</sup> are the trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.

