



Wireless Components

TV Mixer-Oscillator-PLL

TUA 6010XS Version 1.0

Specification August 1999

preliminary

Revision History: Current Version: 08.99		
Previous Version:Data Sheet		
Page (in previous Version)	Page (in current Version)	Subjects (major changes since last revision)

ABM®, AOP®, ARCOFI®, ARCOFI®-BA, ARCOFI®-SP, DigiTape®, EPIC®-1, EPIC®-S, ELIC®, FALC®54, FALC®56, FALC®-E1, FALC®-LH, IDEC®, IOM®, IOM®-1, IOM®-2, IPAT®-2, ISAC®-P, ISAC®-S, ISAC®-S TE, ISAC®-P TE, ITAC®, IWE®, MUSAC®-A, OCTAT®-P, QUAT®-S, SICAT®, SICOFI®, SICOFI®-2, SICOFI®-4, SICOFI®-4µC, SLICOFI® are registered trademarks of Infineon Technologies AG.

ACE™, ASM™, ASP™, POTSWIRE™, QuadFALC™, SCOUT™ are trademarks of Infineon Technologies AG.

Edition 03.99

**Published by Infineon Technologies AG i. Gr.,
SC,
Balanstraße 73,
81541 München**

© Infineon Technologies AG i. Gr. 24.08.99.
All Rights Reserved.

Attention please!

As far as patents or other rights of third parties are concerned, liability is only assumed for components, not for applications, processes and circuits implemented within components or assemblies.

The information describes the type of component and shall not be considered as assured characteristics.

Terms of delivery and rights to change design reserved.

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies Office.

Infineon Technologies AG is an approved CECC manufacturer.

Packing

Please use the recycling operators known to you. We can also help you – get in touch with your nearest sales office. By agreement we will take packing material back, if it is sorted. You must bear the costs of transport.

For packing material that is returned to us unsorted or which we are not obliged to accept, we shall have to invoice you for any costs incurred.

Components used in life-support devices or systems must be expressly authorized for such purpose!

Critical components¹ of the Infineon Technologies AG, may only be used in life-support devices or systems² with the express written approval of the Infineon Technologies AG.

1 A critical component is a component used in a life-support device or system whose failure can reasonably be expected to cause the failure of that life-support device or system, or to affect its safety or effectiveness of that device or system.

2 Life support devices or systems are intended (a) to be implanted in the human body, or (b) to support and/or maintain and sustain human life. If they fail, it is reasonable to assume that the health of the user may be endangered.

Product Info


General Description

The **TUA 6010XS** device combines a digitally programmable phase locked loop (PLL), with a mixer-oscillator block including two balanced mixers and oscillators for use in TV tuners.

Features

- PLL with short lock-in time; no asynchronous divider stage
- Fast I²C bus mode possible
- 4 programmable chip addresses
- Short pull-in time for quick channel access and optimized loop stability
- 3 high-current switch outputs
- 2 TTL inputs
- 5-level A/D converter
- Lock-in flag
- Power-down flag
- Few external components
- Frequency and amplitude-stable balanced oscillator for the VHF, HYPER and UHF frequency range
- Optimum decoupling of input frequency from oscillator

Package



- Double balanced mixer with wide dynamic range and low-impedance inputs for the VHF, HYPER and UHF frequency range
- Internal band switch
- Internal low-noise reference voltage source
- Package TSSOP 28
- Full ESD protection

Application

- The IC is suitable for all tuners in TV- and VCR-sets or cable set-top receivers for analog TV and Digital Video Broadcasting.

Ordering Information

Type	Ordering Code	Package
TUA 6010 XS	Q67007-A5211	P-TSSOP-28-1

1

Table of Contents

1	Table of Contents	1-1
2	Product Description	2-1
2.1	Overview	2-2
2.2	Features	2-2
2.3	Application	2-3
2.4	Package Outlines	2-3
3	Functional Description	3-1
3.1	Pin Configuration	3-2
3.2	Pin Definition and Function	3-3
3.3	Block Diagram	3-7
3.4	Circuit Description	3-8
3.4.1	Mixer-Oscillator block	3-8
3.4.2	PLL block	3-8
3.4.3	I2C-Bus Interface	3-9
4	Applications	4-1
4.1	Application Circuit	4-2
4.2	Hints	4-3
5	Reference	5-1
5.1	Electrical Data	5-2
5.1.1	Absolute Maximum Ratings	5-2
5.1.2	Operating Range	5-3
5.1.3	AC/DC Characteristics	5-4
5.2	Bit Allocation Read / Write	5-8
5.3	I2C Bus Timing Diagram	5-10
5.4	Test Circuits	5-11

2

Product Description

Contents of this Chapter

2.1	Overview	2-2
2.2	Features	2-2
2.3	Application	2-3
2.4	Package Outlines	2-3

2.1 Overview

The **TUA 6010XS** device combines a digitally programmable phase locked loop (PLL), with a mixer-oscillator block including two balanced mixers and oscillators for use in TV tuners.

The PLL block with four hard-switched chip addresses forms a digitally programmable phase locked loop. With a 4 MHz quartz crystal, the PLL permits precise setting of the frequency of the tuner oscillator up to 900 MHz in increments of 62.5 kHz. The tuning process is controlled by a microprocessor via an I²C bus. The device has three output ports, which all can also be used as input ports (two TTL inputs and one A/D converter input). A flag is set when the loop is locked. The input ports and lock flag can be read by the processor via the I²C bus. The mixer-oscillator block includes two balanced mixers (double balanced mixer with low-impedance input), two frequency and amplitude-stable balanced oscillators for VHF, HYPER and UHF, a low-noise reference voltage source and a band switch.

2.2 Features


- PLL with short lock-in time; no asynchronous divider stage
- Fast I²C bus mode possible
- 4 programmable chip addresses
- Short pull-in time for quick channel access and optimized loop stability
- 3 high-current switch outputs
- 2 TTL inputs
- 5-level A/D converter
- Lock-in flag
- Power-down flag
- Few external components
- Frequency and amplitude-stable balanced oscillator for the VHF, HYPER and UHF frequency range
- Optimum decoupling of input frequency from oscillator
- Double balanced mixer with wide dynamic range and low-impedance inputs for the VHF, HYPER and UHF frequency range
- Internal band switch
- Internal low-noise reference voltage source
- Package TSSOP 28
- Full ESD protection

2.3 Application

- The IC is suitable for all tuners in TV- and VCR-sets or cable set-top receivers for analog TV and Digital Video Broadcasting.

2.4 Package Outlines

P-TSSOP-28-1



- 1) Does not include plastic or metal protrusion of 0.15 max. per side
- 2) Does not include dambar protrusion


3

Functional Description

Contents of this Chapter

3.1	Pin Configuration	3-2
3.2	Pin Definition and Function.....	3-3
3.3	Block Diagram	3-7
3.4	Circuit Description.....	3-8

3.1 Pin Configuration












Pin_config.wmf




Figure 3-1 Pin Configuration


3.2 Pin Definition and Function

Table 3-1 Pin Definition and Function

Pin No.	Symbol		Function
1	MIXU		UHF mixer input, low-impedance, symmetrical to MIXUx
2	MIXUx		UHF mixer input, low-impedance, symmetrical to MIXU
3	MIXV		VHF or HYPER mixer input, low-impedance, symmetrical to MIXVx
4	MIXVx		VHF or HYPER mixer input, low-impedance, symmetrical to MIXV
5	V _{VCCA}		Positive supply voltage for analog block
6	CAS		Chip address select
7	IFout		Open collector mixer output, high-impedance, symmetrical to IFoutx
8	IFoutx		Inverse open collector mixer output, high-impedance, symmetrical to IFout
9	GND _D		Digital Ground

10	SDA		Data input/output for the I ² C bus
11	SCL		Clock input for the I ² C bus
12	V _{VCCD}		Positive supply voltage for digital block (PLL)
13	Q		4 MHz low-impedance crystal oscillator input
14	Qx		Inverse 4 MHz low-impedance crystal oscillator input
15	P2/ADC		Port output / ADC input
16	P1/I1		Port output / TTL input

17	P0/I0		Port output / TTL input
18	CHGPMP		Charge pump output / loop filter
19	TUNE		VCO tuning voltage output
20	GND _A		Analog Ground
21	OV-B1		VHF oscillator amplifier, high-impedance base input, symmetrical to OV-B2
22	OV-C2		VHF oscillator amplifier, high-impedance collector output, symmetrical to OV-C1
23	OV-C1		VHF oscillator amplifier, high-impedance collector output, symmetrical to OV-C2
24	OV-B2		VHF oscillator amplifier, high-impedance base input, symmetrical to OV-B1

25	OU-B1		UHF oscillator amplifier, high-impedance base input, symmetrical to OU-B2
26	OU-C2		UHF oscillator amplifier, high-impedance collector output, symmetrical to OU-C1
27	OU-C1		UHF oscillator amplifier, high-impedance collector output, symmetrical to OU-C2
28	OU-B2		UHF oscillator amplifier, high-impedance base input, symmetrical to OU-B1

3.3 Block Diagram




Figure 3-2 Block Diagram

3.4 Circuit Description

3.4.1 Mixer-Oscillator block

The mixer oscillator section includes two balanced mixers (double balanced mixer), two balanced oscillators for VHF and/or HYPER and UHF, a reference voltage source and a band switch.

Filters between tuner input and IC separate the TV frequency signals into two bands. The band switch ensures that only one mixer-oscillator block at a time is activated. In the activated band the signal passes a frontend stage with MOS-FET amplifier, a double-tuned bandpass filter and is then fed to the balanced mixer input of the IC which has a low-impedance input.

The input signal is mixed there with the on chip oscillator signal from the activated oscillator section.

3.4.2 PLL block

The mixer-oscillator signal VCO/VCOx is internally DC-coupled as a differential signal at the programmable divider inputs. The signal subsequently passes through a programmable divider with ratio $N = 256$ through 32767 and is then compared in a digital frequency / phase detector to a reference frequency $f_{ref} = 62.5$ kHz.

This frequency is derived from a balanced, low-impedance 4 MHz crystal oscillator (pin Q, Qx) divided by $Q = 64$.

The phase detector has two outputs UP and DOWN that drive two current sources I+ and I- of a charge pump. If the negative edge of the divided VCO signal appears prior to the negative edge of the reference signal, the I+ current source pulses for the duration of the phase difference. In the reverse case the I- current source pulses. If the two signals are in phase, the charge pump output (CHGPMP) goes into the high-impedance state (PLL is locked). An active low-pass filter integrates the current pulses to generate the tuning voltage for the VCO (internal amplifier, external pullup resistor at TUNE and external RC circuitry). The charge pump output is also switched into the high-impedance state when the control bit $T0 = 1$. Here it should be noted, however, that the tuning voltage can alter over a long period in the high-impedance state as a result of self-discharge in the peripheral circuitry. TUNE may be switched off by the control bit OS to allow external adjustments.

When the VCO is not working the PLL locks to a tuning voltage of 33V.

By means of control bit 5I the pump current can be switched between two values by software. This programmability permits alteration of the control response of the PLL in the locked-in state. In this way different VCO gains can be compensated, for example.

The software-switched ports P0, P1, P2 are general-purpose open-collector outputs. The test bit T1 = 1, switches the test signals f_{ref} (4 MHz / 64) and C_y (divided input signal) to P0 and P1 respectively. P0, P1, P2 are bidirectional.

The lock detector resets the lock flag FL when the width of the charge pump current pulses is greater than the period of the crystal oscillator (i.e. 250 ns). Hence, when FL = 1, the maximum deviation of the input frequency from the programmed frequency is given by

$$\Delta f = \pm I_P (K_{VCO} / f_Q) (C_1 + C_2) / (C_1 C_2)$$

where I_P is the charge pump current, K_{VCO} the VCO gain, f_Q the crystal oscillator frequency and C_1 , C_2 the capacitances in the loop filter (see application circuit). As the charge pump pulses at 62.5 kHz (= f_{ref}), it takes a maximum of 16 μ s for FL to be reset after the loop has lost lock state.

Once FL has been reset, it is set only if the charge pump pulse width is less than 250 ns for eight consecutive f_{ref} periods. Therefore it takes between 128 and 144 μ s for FL to be set after the loop regains lock.

3.4.3 I²C-Bus Interface

Data is exchanged between the processor and the PLL via the I²C bus. The clock is generated by the processor (input SCL), while pin SDA functions as an input or output depending on the direction of the data (open collector, external pull-up resistor). Both inputs have hysteresis and a low-pass characteristic, which enhance the noise immunity of the I²C bus.

The data from the processor pass through an I²C bus controller. Depending on their function the data are subsequently stored in registers. If the bus is free, both lines will be in the marking state (SDA, SCL are HIGH). Each telegram begins with the start condition and ends with the stop condition. Start condition: SDA goes LOW, while SCL remains HIGH. Stop condition: SDA goes HIGH while SCL remains HIGH. All further information transfer takes place during SCL = LOW, and the data is forwarded to the control logic on the positive clock edge.

The table 1 "bit allocation" should be referred to the following description. All telegrams are transmitted byte-by-byte, followed by a ninth clock pulse, during which the control logic returns the SDA line to LOW (acknowledge condition). The first byte is comprised of seven address bits. These are used by the processor to select the PLL from several peripheral components (chip select). The LSB bit (R/W) determines whether data are written into (R/W = 0) or read from (R/W = 1) the PLL.

In the data portion of the telegram during a WRITE operation, the MSB bit of the first or third data byte determines whether a divider ratio or control information is to follow. In each case the second byte of the same data type has to follow the first byte.

If the address byte indicates a READ operation, the PLL generates an acknowledge and then shifts out the status byte onto the SDA line. If the processor generates an acknowledge, a further status byte is output; otherwise the data line

is released to allow the processor to generate a stop condition. The status word consists of two bits from the TTL input ports, three bits from the A/D converter, the lock flag and the power-on flag.

Four different chip addresses can be set by appropriate connection of pin CAS (see table 2 "address selection").

When the supply voltage is applied, a power-on reset circuit prevents the PLL from setting the SDA line to LOW, which would block the bus. The power-on reset flag POR is set at power-on and when V_{VCCD} goes below 3.2 V. It will be reset at the end of a READ operation.

4 Applications

Contents of this Chapter

4.1	Application Circuit	4-2
4.2	Hints	4-3

4.1 Application Circuit




Figure 4-1 Evaluation Board

4.2 Hints

See separate available **Application Note TUA 6010XS**.

5

Reference

Contents of this Chapter

5.1	Electrical Data.	5-2
5.1.1	Absolute Maximum Ratings	5-2
5.1.2	Operating Range	5-3
5.1.3	AC/DC Characteristics	5-4
5.2	Bit Allocation Read / Write	5-8
5.3	I2C Bus Timing Diagram.	5-10
5.4	Test Circuits	5-11

5.1 Electrical Data

5.1.1 Absolute Maximum Ratings



WARNING

The maximum ratings may not be exceeded under any circumstances, not even momentarily and individually, as permanent damage to the IC will result.

Table 5-1 Absolute Maximum Ratings, Ambient temperature $T_{AMB} = -20^{\circ}\text{C} \dots +80^{\circ}\text{C}$

Parameter	Symbol	Limit Values		Unit	Remarks	
		min	max			
PLL						
Supply voltage	V _{VCCD}	-0.3		+6	V	
CHGPMP	V _{CHGPMP} I _{CHGPMP}	-0.3		1	V mA	
Crystal oscillator pins Q, Qx	V _Q I _Q	-5		V _{VCCD}	V mA	
Bus input/output SDA Bus output current SDA	V _{SDA} I _{SDA(L)}	-0.3		+6 5	V mA	
Bus input SCL	V _{SCL}	-0.3		+6	V	
Port outputs P0, P1, P2	V _P	-0.3		+13	V	
Chip address switch CAS	V _{CAS}	-0.3		V _{VCCD}	V	
VCO tuning output (loop filter)	V _{TUNE}	-0.3		+35	V	
Bus output SDA	I _{SDAL}	-1		5	mA	open collector
Port outputs P0, P1, P2	I _{P(L)}	-1		15	mA	open collector
Total port output current	ΣI _{P(L)}			20	mA	t _{max} = 0,1 sec. at 6 V
Junction temperature	T _J			+125	°C	
Storage temperature	T _{Stg}	-40		+125	°C	
Thermal resistance (junction to ambient)	R _{thSA}			130	K/W	

Table 5-1 Absolute Maximum Ratings, Ambient temperature $T_{AMB} = -20^{\circ}\text{C} \dots +80^{\circ}\text{C}$ (continued)

Parameter	Symbol	Limit Values		Unit	Remarks
		min	max		
Mixer-Oscillator					
Supply voltage	V _{VCCA}	-0.3		+6	V
Mix inputs VHF/UHF	V _{MIX V/U} I _{MIX V/U}	-5		2 6	V mA
VCO base voltage	V _{OU-B/OV-B}	-0.3		3	V
VCO collector voltage	V _{OU-C/OV-C}			V _{VCCA}	V
IF output	V _{IFout} V _{IFoutx}			6	V

All values are referred to ground (pin), unless stated otherwise.

Currents with a positive sign flows into the pin and currents with a negative sign flows out of pin.

ESD-Protection*

all pins unless otherwise specified	V_{ESD}	-1	1	kV	
Mixer inputs MIXU / MIXV	$V_{ESD \text{ MIX}}$	-500	500	V	Pin 1, 2, 3, 4
Mixer outputs IFout / IFoutx	$V_{ESD \text{ IF}}$	-500	500	V	Pin 7, 8
Ports	$V_{ESD \text{ P}}$	-500	500	V	Pin 15, 16, 17
Charge pump	$V_{ESD \text{ CP}}$	-500	500	V	Pin 18

*according to MIL STD 883D, method 3015.7 and EOS/ESD assn. standard S5.1 - 1993

5.1.2 Operating Range

Within the operational range the IC operates as described in the circuit description. The AC / DC characteristic limits are not guaranteed.

Table 5-2 Operating Range

Parameter	Symbol	Limit Values		Unit	Test Conditions	L	Item
		min	max				
Supply voltage	V_{VCCD}	+4.5	+5.5	V			
Supply voltage	V_{VCCA}	+4.5	+5.5	V			
Mixer output voltage	V_{IFout} V_{IFoutx}	+4.5	+5.5	V	open collector		
Programmable divider factor	N	256	32767				
VHF Mixer input frequency range	f_{MIXV}	30	500	MHz			
UHF Mixer input frequency range	f_{MIXU}	400	900	MHz			
VHF Oscillator frequency range	f_{OV}	30	500	MHz			
UHF Oscillator frequency range	f_{OU}	400	900	MHz			
Ambient temperature	T_{amb}	-20	+80	$^{\circ}\text{C}$			

5.1.3 AC/DC Characteristics

Table 5-3 AC/DC Characteristics with T_{amb} 25 °C, $V_{VCCA} = 5$ V, $V_{VCCD} = 5$ V

	Symbol	Limit Values			Unit	Test Conditions	L	Item
		min	typ	max				
Digital Unit								
PLL								1.1
Supply current	I _{VCCD}	19	24	29	mA	V _{VCCD} = 5 V		
Crystal oscillator connections Q, Qx								
Crystal frequency	f _Q	3.2	4.0	4.8	MHz	series resonance		
Crystal resistance	R _Q	10		100	Ω	series resonance		
Oscillation frequency	f _Q	3,99975	4,000	4,00025	MHz	f _Q = 4 MHz		
Input impedance	Z _Q	-600	-750	-900	Ω	f _Q = 4 MHz		
Margin from 1st (fundamental) to 2nd and 3rd harmonics	a _H	20			dB	f _Q = 4 MHz		
Charge pump output CHGPMP								
HIGH output current	I _{CPH}	±90	±220	±300	μA	5I = 1, V _{CP} = 2 V		
LOW output current	I _{CPL}	±22	±50	±75	μA	5I = 0, V _{CP} = 2 V		
Tristate current	I _{CPZ}		+1		nA	T0 = 1, V _{CP} = 2 V		
Output voltage	V _{CP}	1.0		2.5	V	locked		
Drive output TUNE (open collector)								
HIGH output current	I _{TH}			10	μA	V _{TH} = 33 V, T0 = 1		
LOW output voltage	V _{TL}			0.5	V	I _{TL} = 1.0 mA		
I ² C-Bus								1.2
Bus inputs SCL, SDA								
HIGH input voltage	V _{IH}	3		5.5	V			
LOW input voltage	V _{IL}	0		1.5	V			
HIGH input current	I _{IH}			10	μA	V _{IH} = V _S		
LOW input current	I _{IL}	-10			μA	V _{IL} = 0 V		
Bus output SDA (open collector)								
HIGH output current	I _{OH}			10	μA	V _{OH} = 5.5 V		
LOW output voltage	V _{OL}			0.4	V	I _{OL} = 3 mA		
Edge speed SCL, SDA								
Rise time	t _r			300	ns			
Fall time	t _f			300	ns			

Table 5-3 AC/DC Characteristics with $T_{amb} = 25\text{ }^{\circ}\text{C}$, $V_{VCCA} = 5\text{ V}$, $V_{VCCD} = 5\text{ V}$ (Continued)

	Symbol	Limit Values			Unit	Test Conditions	L	Item
		min	typ	max				
Clock timing SCL								
Frequency	f _{SCL}	0		400	kHz			
HIGH pulse width	t _H	0.6			μs			
LOW pulse width	t _L	1.3			μs			
Start condition								
Set-up time	t _{susta}	0.6			μs			
Hold time	t _{hsta}	0.6			μs			
Stop condition								
Set up time	t _{susto}	0.6			μs			
Bus free	t _{buf}	1.3			μs			
Data transfer								
Set-up time	t _{sudat}	0.1			μs			
Hold time	t _{hdat}	0			μs			
Input hysteresis SCL, SDA ⁽¹⁾	V _{hys}		200		mV			
Pulse width of spikes which are suppressed	t _{sp}	0		50	ns			
Capacitive load for each bus line	C _L			400	pF			
Port outputs P0, P1, P2 (open collector)								
HIGH output current	I _{POH}			1	μA	V _{POH} = 5 V		
LOW output voltage	V _{POL}			0.5	V	I _{POL} = 15 mA		
TTL port inputs P0, P1								
HIGH input voltage	V _{PIH}	2.7			V			
LOW input voltage	V _{PIL}			0.8	V			
HIGH input current	I _{PIH}			10	μA	V _{PIH} = 13.5 V		
LOW input current	I _{PIL}	-10			μA	V _{PIL} = 0 V		
ADC port input P2								
HIGH input current	I _{ADCH}			10	μA			
LOW input current	I _{ADCL}	-10			μA			
Address selection input CAS								
HIGH input current	I _{CASH}			50	μA	V _{CASH} = 5 V		
LOW input current	I _{CASL}	-50			μA	V _{CASL} = 0 V		

Table 5-3 AC/DC Characteristics with $T_{amb} = 25\text{ }^{\circ}\text{C}$, $V_{VCCA} = 5\text{ V}$, $V_{VCCD} = 5\text{ V}$ (Continued)

	Symbol	Limit Values			Unit	Test Conditions	L	Item
		min	typ	max				
Analog Unit								
Mixer-Oscillator								2.1
Current consumption	I _{VCCA}	11	15	19	mA	Bit V/U = Low		
	I _{VCCA}	14	18	22	mA	Bit V/U = High		
Mixer current	I _{IF-V/IF-U}	4	6	8	mA			
Mixer output impedance	R _{IFout,IF outx}		20		kΩ	Parallel equivalent circuit, f _{IF} = 38,9 MHz		
	C _{IFout,IF outx}		0.5		pF	Parallel equivalent circuit, f _{IF} = 38,9 MHz		
VHF and Hyper Band Section								2.2
Oscillator frequency range	f _{OscV}	80		170	MHz	V _d = 0,5..28 V; VHF		
	f _{OscH}	140		450	MHz	V _d = 0,5..28 V; HYP		
Oscillator drift	Δf _{OscV}			400	kHz	V _S = 5 V±10%		
	Δf _{OscV}			500	kHz	ΔT = 25 °C		
	Δf _{OscV}			100	kHz	t = 5 s up to 15 min after switching on		
Oscillator pulling	V _{MIXV}	100	108		dBμV	Δf = 10 kHz in channel E2		
	V _{MIXV}	100	108		dBμV	Δf = 10 kHz in channel S10		
	V _{MIXV}	80	88		dBμV	Δf _{int} = E2 + N + 5 - 1 MHz		
	V _{MIXV}	80	88		dBμV	Δf _{int} = S10 + N + 5 - 1 MHz		
Oscillator phase noise	L(fm) _{VH F}	-80	-86		dBc/ Hz	fm = 10 kHz, application circuit		
Mixer gain	G _{MixV}	11	14	17	dB			
Mixer noise figure	F _{MixV}		5	8	dB	Channel E2 (DSB)		
	F _{MixV}		5	8	dB	Channel 10 (DSB)		
Crosstalk f _{in/LO}	V _{MixV}	150	1000		mV _{rms}	max. input level for 10 dB distance f _{in/LO}		

Table 5-3 AC/DC Characteristics with $T_{amb} = 25\text{ }^{\circ}\text{C}$, $V_{VCCA} = 5\text{ V}$, $V_{VCCD} = 5\text{ V}$ (Continued)

	Symbol	Limit Values			Unit	Test Conditions	L	Item
		min	typ	max				
Mixer input impedance	R_{MixV}		20		W	serial equivalent circuit, $f_{MixV} = 300\text{ MHz}$		
	L_{MixV}		10		nH	serial equivalent circuit, $f_{MixV} = 300\text{ MHz}$		
IF suppression	a_{IF}		20		dB	$V_{MixB} = 80\text{ dB}\mu\text{V}$		
UHF Section								2.3
Oscillator frequency range	f_{OscU}	440		900	MHz	$V_t = 0,5...28\text{ V}$		
Oscillator drift	Δf_{OscU}			400	kHz	$V_S = 5\text{ V} \pm 10\%$		
	Δf_{OscU}			800	kHz	$\Delta T = 25\text{ }^{\circ}\text{C}$		
	Δf_{OscU}			100	kHz	$t = 5\text{ s}$ up to 15 min after switching on		
Oscillator pulling	V_{MIXU}	100	108		dB μV	$\Delta f = 10\text{ kHz}$ in channel E21		
	V_{MIXU}	100	108		dB μV	$\Delta f = 10\text{ kHz}$ in channel E68		
	V_{MIXU}	80	88		dB μV	$\Delta f_{int} = E21 + N + 5 - 1\text{ MHz}$		
	V_{MIXU}	80	88		dB μV	$\Delta f_{int} = E68 + N + 5 - 1\text{ MHz}$		
Oscillator phase noise	$L(fm)_{UH F}$	-80	-86		dBc/Hz	$f_m = 10\text{ kHz}$, application circuit		
Mixer gain	G_{MixU}	11	14	17	dB			
Mixer noise figure	F_{MixU}		6	9	dB	Channel E21 (DSB)		
			7	10	dB	Channel E68 (DSB)		
Crosstalk $f_{in/LO}$	V_{MixU}	150	1000		mV $_{rms}$	max. input level for 10 dB distance $f_{in/LO}$		
Mixer input impedance	R_{MixU}		20		W	serial equivalent circuit, $f_{MixU} = 600\text{ MHz}$		
	L_{MixU}		10		nH	serial equivalent circuit, $f_{MixU} = 600\text{ MHz}$		
IF suppression	a_{IF}		20		dB	$V_{MixB} = 80\text{ dB}\mu\text{V}$		

■ This value is only guaranteed in lab.

5.2 Bit Allocation Read / Write

Table 5-4

Byte	MSB*)	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	LSB	Ack	Remarks
Write Data										
Address Byte	1	1	0	0	0	MA1	MA0	0	A	
Progr. Divider Byte 1	0	n14	n13	n12	n11	n10	n9	n8	A	
Progr. Divider Byte 2	n7	n6	n5	n4	n3	n2	n1	n0	A	
Control Byte 1	1	5I	T1	T0	1	1	1	OS	A	
Control Byte 2	V/U	x	x	x	x	P2	P1	P0	A	
Read Data										
Address Byte	1	1	0	0	0	MA1	MA0	1	A	
Status Byte	POR	FL	x	I1	I0	A2	A1	A0	A	

*) MSB shifted first.

Divider ratio:

$$N = 16384 \times n14 + 8192 \times n13 + 4096 \times n12 + 2048 \times n11 + 1024 \times n10 + 512 \times n9 + 256 \times n8 + 128 \times n7 + 64 \times n6 + 32 \times n5 + 16 \times n4 + 8 \times n3 + 4 \times n2 + 2 \times n1 + n0$$

Control Bytes:

■ Ports P0, P1, P2:

P0...P2=1 open-collector output is active
P0...P2=0 open-collector output is inactive, TTL-inputs I1, I0 and ADC available

■ Bandswitch V/U:

V/U=1 switch to OSC/MIX UHF
V/U=0 switch to OSC/MIX VHF

■ Pump current 5I:

5I=1 high PD output current
5I=0 low PD output current

■ Disabling tuning voltage OS:

OS=1 disables TUNE
OS=0 enables TUNE

Status Byte:

■ Power On Reset flag POR:

flag is set at power-on and reset at the end of READ operation

■ PLL lock flag FL:

flag is set to 1 when loop is locked

■ TTL-inputs I1, I0:

input data from pins P1/I1, P0/I0

■ ADC bits A2,A1,A0:

digital outputs of the 5-level ADC

Table 5-5 Address Selection

Voltage at CAS	MA1	MA0
$(0...0.1) * V_{VCC}$	0	0
open circuit	0	1
$(0.4...0.6) * V_{VCC}$	1	0
$(0.9...1) * V_{VCC}$	1	1


Table 5-6 Test Modes

Test mode	T1	T0
Normal operation	0	0
P1 = Cy output, P0 = f_{ref} output	1	0
Charge pump output, CHGPMP is in high-impedance state	0	1
TTL-inputs I1/I0 are Cy/ f_{ref} inputs of phase detector	1	1

Table 5-7 A/D Converter Levels

Voltage at P2 / ADC	A2	A1	A0
$(0...0.15) * V_{VCC}$	0	0	0
$(0.15...0.3) * V_{VCC}$	0	0	1
$(0.3...0.45) * V_{VCC}$	0	1	0
$(0.45...0.6) * V_{VCC}$	0	1	1
$(0.6...1) * V_{VCC}$	1	0	0

5.3 I²C Bus Timing Diagram



Note: SDA

SCL

Telegram examples:

Start-Addr-DR1-DR2-CW1-CW2-Stop
 Start-Addr-CW1-CW2-DR1-DR2-Stop
 Start-Addr-DR1-DR2-Stop
 Start-Addr-CW1-CW2-Stop

Start = start condition
 Addr = address byte
 DR1 = prog. divider byte 1
 DR2 = prog. divider byte 2
 CW1 = control byte 1
 CW2 = control byte 2
 Stop = stop condition

5.4 Test Circuits




Figure 5-1 DC and RF Parameter Measurement




Figure 5-2 Measurement of Crystal Oscillator Frequency