
- Low r<sub>DS(on)</sub> . . . 5 Ω Typical
- Avalanche Energy . . . 30 mJ
- Eight Power DMOS-Transistor Outputs of 150-mA Continuous Current
- 500-mA Typical Current-Limiting Capability
- Output Clamp Voltage . . . 50 V
- Four Distinct Function Modes
- Low Power Consumption

#### description

This power logic 8-bit addressable latch controls open-drain DMOS-transistor outputs and is designed for general-purpose storage applications in digital systems. Specific uses include working registers, serial-holding registers, and decoders or demultiplexers. This is a multifunctional device capable of storing single-line data in eight addressable latches and 3-to-8 decoder or demultiplexer with active-low DMOS outputs.

Four distinct modes of operation are selectable by controlling the clear ( $\overline{CLR}$ ) and enable ( $\overline{G}$ ) inputs as enumerated in the function table. In the addressable-latch mode, data at the data-in (D) terminal is written into the addressed latch. The addressed DMOS-transistor output inverts the data input with all unaddressed DMOS-transistor outputs remaining in their previous states. In the memory mode, all DMOS-transistor outputs remain in their previous states and are unaffected by the data or address inputs. To eliminate the possibility of entering erroneous data in the latch, enable G should be held high (inactive) while the address lines are changing. In the 3-to-8 decoding or demultiplexing mode, the addressed output is inverted with respect to the D input and all other

# DW OR N PACKAGE (TOP VIEW)



NC - No internal connection

#### **FUNCTION TABLE**

INF	INPUTS		OUTPUT OF	EACH	- INCTION			
CLR	CLR G D		R G D		ADDRESSED DRAIN	OTHER DRAIN	FUNCTION	
H H	L L	H L	L H	Q <sub>io</sub> Q <sub>io</sub>	Addressable Latch			
Н	Н	Χ	Q <sub>io</sub>	Q <sub>io</sub>	Memory			
L L	L L	H L	L H	H H	8-Line Demultiplexer			
L	Н	Х	Н	Н	Clear			

#### LATCH SELECTION TABLE

SELE	CT IN	DRAIN	
S2	S1	S0	ADDRESSED
L	L	L	0
L	L	Н	1
L	Н	L	2
L	Н	Н	3
Н	L	L	4
Н	L	Н	5
Н	Н	L	6
Н	Н	Н	7


H = high level, L = low level

outputs are off. In the clear mode, all outputs are off and unaffected by the address and data inputs. When data is low for a given output, the DMOS-transistor output is off. When data is high, the DMOS-transistor output has sink-current capability.

Outputs are low-side, open-drain DMOS transistors with output ratings of 50 V and 150-mA continuous sink-current capability. Each output provides a 500-mA typical current limit at  $T_C = 25^{\circ}C$ . The current limit decreases as the junction temperature increases for additional device protection.

The TPIC6B259 is characterized for operation over the operating case temperature range of -40°C to 125°C.


# logic symbol†



<sup>&</sup>lt;sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.




# logic diagram (positive logic)





#### schematic of inputs and outputs



# absolute maximum ratings over the recommended operating case temperature range (unless otherwise noted)†

Logic supply voltage, V <sub>CC</sub> (see Note 1)	7 V
Logic input voltage range, V <sub>I</sub>	0.3 V to 7 V
Power DMOS drain-to-source voltage, V <sub>DS</sub> (see Note 2)	50 V
Continuous source-to-drain diode anode current	500 mA
Pulsed source-to-drain diode anode current (see Note 3)	1 A
Pulsed drain current, each output, all outputs on, ID, TC = 25°C (see Note	e 3) 500 mA
Continuous drain current, each output, all outputs on, ID, TC = 25°C	150 mA
Peak drain current single output, I <sub>DM</sub> , T <sub>C</sub> = 25°C (see Note 3)	500 mA
Single-pulse avalanche energy, EAS (see Figure 4)	30 mJ
Avalanche current, I <sub>AS</sub> (see Note 4)	500 mA
Continuous total dissipation	See Dissipating Rating Table
Operating virtual junction temperature range, T <sub>J</sub>	–40°C to 150°C
Operating case temperature range, T <sub>C</sub>	–40°C to 125°C
Storage temperature range	–65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltage values are with respect to GND.
  - 2. Each power DMOS source is internally connected to GND.
  - 3. Pulse duration  $\leq$  100  $\mu s$  and duty cycle  $\leq$  2%.
  - 4. DRAIN supply voltage = 15 V, starting junction temperature ( $T_{JS}$ ) = 25°C, L = 200 mH,  $I_{AS}$  = 0.5 A (see Figure 4).

#### **DISSIPATION RATING TABLE**

PACKAGE	$T_C \le 25^{\circ}C$ POWER RATING	DERATING FACTOR ABOVE T <sub>C</sub> = 25°C	T <sub>C</sub> = 125°C POWER RATING
DW	1389 mW	11.1 mW/°C	278 mW
N	1050 mW	10.5 mW/°C	263 mW



# recommended operating conditions

	MIN	MAX	UNIT
Logic supply voltage, V <sub>CC</sub>	4.5	5.5	V
High-level input voltage, V <sub>IH</sub>	0.85 V <sub>CC</sub>		V
Low-level input voltage, V <sub>IL</sub>		0.15 V <sub>CC</sub>	V
Pulsed drain output current, T <sub>C</sub> = 25°C, V <sub>CC</sub> = 5 V (see Notes 3 and 5)	-500	500	mA
Setup time, D high before $\overline{G} \uparrow$ , t <sub>SU</sub> (see Figure 2)	20		ns
Hold time, D high after $\overline{G}$ ↑, t <sub>h</sub> (see Figure 2)	20		ns
Pulse duration, t <sub>W</sub> (see Figure 2)	40		ns
Operating case temperature, T <sub>C</sub>	-40	125	°C

# electrical characteristics, $V_{CC} = 5 \text{ V}$ , $T_{C} = 25^{\circ}\text{C}$ (unless otherwise noted)

	PARAMETER		TEST CONDITIO	MIN	TYP	MAX	UNIT	
V <sub>(BR)DSX</sub>	Drain-to-source breakdown voltage	I <sub>D</sub> = 1 mA			50			V
V <sub>SD</sub>	Source-to-drain diode forward voltage	I <sub>F</sub> = 100 mA				0.85	1	V
lн	High-level input current	$V_{CC} = 5.5 \text{ V},$	$V_I = V_{CC}$				1	μΑ
I <sub>Ι</sub> Γ	Low-level input current	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 0				-1	μΑ
la a	Logio gupply gurrent	V	All outputs off		20	100		
lcc	Logic supply current	$V_{CC} = 5.5 V$	All outputs on			150	300	μΑ
IN	Nominal current	V <sub>DS(on)</sub> = 0.5 V, See Notes 5, 6, a		T <sub>C</sub> = 85°C,		90		mA
1	Off-state drain current	$V_{DS} = 40 \text{ V},$	V <sub>CC</sub> = 5.5 V			0.1	5	
IDSX	Oil-state drain current	V <sub>DS</sub> = 40 V,	V <sub>CC</sub> = 5.5 V,	T <sub>C</sub> = 125°C		0.15	8	μΑ
		$I_D = 100 \text{ mA},$	V <sub>CC</sub> = 4.5 V			4.2	5.7	
rDS(on)	Static drain-to-source on-state resistance	I <sub>D</sub> = 100 mA, T <sub>C</sub> = 125°C	V <sub>CC</sub> = 4.5 V,	See Notes 5 and 6 and Figures 6 and 7		6.8	9.5	Ω
		I <sub>D</sub> = 350 mA,	V <sub>CC</sub> = 4.5 V	]		5.5	8	

# switching characteristics, $V_{CC}$ = 5 V, $T_{C}$ = 25°C

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
tPLH	Propagation delay time, low-to-high-level output from D			150		ns
tPHL	Propagation delay time, high-to-low-level output from D	$C_L = 30 \text{ pF}, \qquad I_D = 100 \text{ mA},$	90			ns
t <sub>r</sub>	Rise time, drain output	See Figures 1, 2, and 8		200		ns
t <sub>f</sub>	Fall time, drain output			200		ns
ta	Reverse-recovery-current rise time	$I_F = 100 \text{ mA}, \qquad \text{di/dt} = 20 \text{ A/}\mu\text{s},$		100		20
t <sub>rr</sub>	Reverse-recovery time	See Notes 5 and 6 and Figure 3		300		ns


NOTES: 3. Pulse duration  $\leq$  100  $\mu$ s and duty cycle  $\leq$  2%.

- 5. Technique should limit  $T_J T_C$  to 10°C maximum.
- 6. These parameters are measured with voltage-sensing contacts separate from the current-carrying contacts.
- Nominal current is defined for a consistent comparison between devices from different sources. It is the current that produces a voltage drop of 0.5 V at T<sub>C</sub> = 85°C.



#### thermal resistance

	PARAMETER		TEST CONDITIONS	MIN	MAX	UNIT
Park	Thermal resistance junction-to-ambient	DW package			90	°C/W
$R_{\theta JA}$		N package	All 8 outputs with equal power		95	C/VV




NOTES: A. The word generator has the following characteristics:  $t_f \le 10$  ns,  $t_f \le 10$  ns,  $t_W = 300$  ns, pulsed repetition rate (PRR) = 5 kHz,

B. C<sub>L</sub> includes probe and jig capacitance.


Figure 1. Resistive-Load Test Circuit and Voltage Waveforms

#### PARAMETER MEASUREMENT INFORMATION



- NOTES: A. The word generator has the following characteristics:  $t_{\Gamma} \le 10$  ns,  $t_{W} = 300$  ns, pulsed repetition rate (PRR) = 5 kHz,  $Z_{O} = 50~\Omega$ .
  - B. CL includes probe and jig capacitance.

Figure 2. Test Circuit, Switching Times, and Voltage Waveforms




- NOTES: A. The DRAIN terminal under test is connected to the TP K test point. All other terminals are connected together and connected to the TP A test point.
  - B. The V<sub>GG</sub> amplitude and R<sub>G</sub> are adjusted for di/dt = 20 A/ $\mu$ s. A V<sub>GG</sub> double-pulse train is used to set I<sub>F</sub> = 0.1 A, where t<sub>1</sub> = 10  $\mu$ s, t<sub>2</sub> = 7  $\mu$ s, and t<sub>3</sub> = 3  $\mu$ s.

Figure 3. Reverse-Recovery-Current Test Circuit and Waveforms of Source-to-Drain Diode



#### PARAMETER MEASUREMENT INFORMATION




NOTES: A. The word generator has the following characteristics:  $t_r \le 10$  ns,  $t_f \le 10$  ns,


B. Input pulse duration,  $t_W$ , is increased until peak current  $I_{AS} = 0.5$  A. Energy test level is defined as  $E_{AS} = I_{AS} \times V_{(BR)DSX} \times t_{av}/2 = 30$  mJ.

Figure 4. Single-Pulse Avalanche Energy Test Circuit and Waveforms

#### TYPICAL CHARACTERISTICS



# DRAIN-TO-SOURCE ON-STATE RESISTANCE VS DRAIN CURRENT




NOTE C: Technique should limit  $T_J - T_C$  to 10°C maximum.

Figure 6



#### **TYPICAL CHARACTERISTICS**

# STATIC DRAIN-TO-SOURCE ON-STATE RESISTANCE



NOTE D: Technique should limit  $T_J - T_C$  to 10°C maximum.

# SWITCHING TIME vs CASE TEMPERATURE




Figure 8

**MAXIMUM CONTINUOUS** 

#### THERMAL INFORMATION

# **DRAIN CURRENT OF EACH OUTPUT** NUMBER OF OUTPUTS CONDUCTING **SIMULTANEOUSLY** 0.45 $V_{CC} = 5 V$ - Maximum Continuous Drain Current of Each Output - A 0.4 0.35 0.3 0.25 T<sub>C</sub> = 25°C 0.2 0.15 T<sub>C</sub> = 100°C 0.1 T<sub>C</sub> = 125°C ٥ 0.05 0 2 5 N - Number of Outputs Conducting Simultaneously

Figure 9

**MAXIMUM PEAK DRAIN CURRENT OF EACH OUTPUT** NUMBER OF OUTPUTS CONDUCTING **SIMULTANEOUSLY** - Maximum Peak Drain Current of Each Output - A 0.5 d = 10% 0.45 d = 20%0.4 0.35 d = 50%0.3 0.25 d = 80%0.2 0.15  $V_{CC} = 5 V$ 0.1 T<sub>C</sub> = 25°C  $d = t_W/t_{period}$ 0.05 = 1 ms/tperiod ٥ 5 8 N - Number of Outputs Conducting Simultaneously





i.com 29-May-2007

#### **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
TPIC6B259DW	ACTIVE	SOIC	DW	20	25	TBD	CU NIPDAU	Level-1-220C-UNLIM
TPIC6B259DWG4	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPIC6B259DWR	ACTIVE	SOIC	DW	20	2000	TBD	CU NIPDAU	Level-1-220C-UNLIM
TPIC6B259DWRG4	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPIC6B259N	ACTIVE	PDIP	N	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com 9-Dec-2010


# TAPE AND REEL INFORMATION





	Α0	Dimension designed to accommodate the component width
		Dimension designed to accommodate the component length
	K0	Dimension designed to accommodate the component thickness
	W	Overall width of the carrier tape
Γ	P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




#### \*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPIC6B259DWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.1	2.65	12.0	24.0	Q1

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 9-Dec-2010



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPIC6B259DWR	SOIC	DW	20	2000	346.0	346.0	41.0

# N (R-PDIP-T\*\*)

# PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



DW (R-PDSO-G20)

# PLASTIC SMALL OUTLINE




NOTES: A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AC.



DW (R-PDSO-G20)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Refer to IPC7351 for alternate board design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC—7525
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Audio	www.ti.com/audio	Communications and Telecom	www.ti.com/communications
Amplifiers	amplifier.ti.com	Computers and Peripherals	www.ti.com/computers
Data Converters	dataconverter.ti.com	Consumer Electronics	www.ti.com/consumer-apps
DLP® Products	www.dlp.com	Energy and Lighting	www.ti.com/energy
DSP	dsp.ti.com	Industrial	www.ti.com/industrial
Clocks and Timers	www.ti.com/clocks	Medical	www.ti.com/medical
Interface	interface.ti.com	Security	www.ti.com/security
Logic	logic.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Power Mgmt	power.ti.com	Transportation and Automotive	www.ti.com/automotive
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com	Wireless	www.ti.com/wireless-apps
RF/IF and ZigBee® Solutions	www.ti.com/lprf		

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2011, Texas Instruments Incorporated

e2e.ti.com

**TI E2E Community Home Page**