

May 1993 Revised October 2003

74LVX157

Low Voltage Quad 2-Input Multiplexer

General Description

The LVX157 is a high-speed quad 2-input multiplexer. Four bits of data from two sources can be selected using the common Select and Enable inputs. The four outputs present the selected data in the true (noninverted) form. The LVX157 can also be used as a function generator.

Features


- Input voltage level translation from 5V to 3V
- Ideal for low power/low noise 3.3V applications
- Guaranteed simultaneous switching noise level and dynamic threshold performance


Ordering Code:

Order Number	Package Number	Package Description
74LVX157M	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
74LVX157SJ	M16D	16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74LVX157MTC	MTC16	16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide


Devices are also available in Tape and Reel. Specify by appending letter suffix "X" to the ordering code.

Logic Symbols





Connection Diagram



Pin Descriptions

Pin Names	Description
$I_{0a}-I_{0d}$	Source 0 Data Inputs
I _{0a} -I _{0d} I _{1a} -I _{1d} E	Source 1 Data Inputs
Ē	Enable Input
S	Select Input
Z _a –Z _d	Outputs

Truth Table

	Outputs			
Ē	s	I ₀	I ₁	Z
Н	Х	Х	Х	L
L	Н	Х	L	L
L	Н	Х	Н	Н
L	L	L	Х	L
L	L	Н	Х	Н

H = HIGH Voltage Level

L = LOW Voltage Level X = Immaterial


Functional Description

The LVX157 is a quad 2-input multiplexer. It selects four bits of data from two sources under the control of a common Select input (S). The Enable input (\overline{E}) is active-LOW. When \overline{E} is HIGH, all of the outputs (Z) are forced LOW regardless of all other inputs. The LVX157 is the logic implementation of a 4-pole, 2-position switch where the position of the switch is determined by the logic levels supplied to the Select input. The logic equations for the outputs are shown below:

A common use of the LVX157 is the moving of data from two groups of registers to four common output busses. The particular register from which the data comes is determined by the state of the Select input. A less obvious use is as a function generator. The LVX157 can generate any four of the sixteen different functions of two variables with one variable common. This is useful for implementing gating

$$\begin{split} Z_a &= \overline{E} \bullet (I_{1a} \bullet S + I_{0a} \bullet \overline{S}) \\ Z_b &= \overline{E} \bullet (I_{1b} \bullet S + I_{0b} \bullet \overline{S}) \\ Z_c &= \overline{E} \bullet (I_{1c} \bullet S + I_{0c} \bullet \overline{S}) \\ Z_d &= \overline{E} \bullet (I_{1d} \bullet S + I_{0d} \bullet \overline{S}) \end{split}$$

Logic Diagram



Absolute Maximum Ratings(Note 1)

Supply Voltage (V_{CC}) -0.5V to +7.0V

DC Input Diode Current (I_{IK})

DC Output Diode Current (I_{OK})

 $\begin{aligned} \text{V}_{\text{O}} &= -0.5 \text{V} & -20 \text{ mA} \\ \text{V}_{\text{O}} &= \text{V}_{\text{CC}} + 0.5 \text{V} & +20 \text{ mA} \end{aligned}$

DC Output Voltage (V_{O}) -0.5V to $V_{CC} + 0.5V$

DC Output Source

or Sink Current (I_O) $\pm 25 \text{ mA}$

DC V_{CC} or Ground Current

 $\begin{array}{ll} (\rm I_{CC} \ or \ I_{GND}) & \pm 50 \ mA \\ \\ Storage \ Temperature \ (T_{STG}) & -65^{\circ}C \ to +150^{\circ}C \end{array}$

Power Dissipation 180 mW

Recommended Operating Conditions (Note 2)

Supply Voltage (V_{CC}) 2.0V to 3.6V

Input Rise and Fall Time ($\Delta t/\Delta V$) 0 ns/V to 100 ns/V

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 2: Unused inputs must be held HIGH or LOW. They may not float.

DC Electrical Characteristics

Symbol	Parameter	V _{CC}	T _A = +25°C			$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		Units	Conditions		
Cymbol	T di dinicioi	- 00	Min Typ I		Max	Min Max		Onno	Conditions		
V _{IH}	HIGH Level	2.0	1.5			1.5					
	Input Voltage	3.0	2.0			2.0		V			
		3.6	2.4			2.4					
V _{IL}	LOW Level	2.0			0.5		0.5				
	Input Voltage	3.0			0.8		0.8	V			
		3.6			0.8		0.8				
V _{OH}	HIGH Level	2.0	1.9	2.0		1.9			$V_{IN} = V_{IL} \text{ or } V_{IH}$ $I_{OH} = -50 \mu\text{A}$ $I_{OH} = -50 \mu\text{A}$ $I_{OH} = -4 \text{ mA}$		
	Output Voltage	3.0	2.9	3.0		2.9		V	$I_{OH} = -50 \mu A$		
		3.0	2.58			2.48			$I_{OH} = -4 \text{ mA}$		
V _{OL}	LOW Level	2.0		0.0	0.1		0.1		$V_{IN} = V_{IL} \text{ or } V_{IH} I_{OL} = 50 \mu\text{A}$		
	Output Voltage	3.0		0.0	0.1		0.1	V	$I_{OL} = 50 \mu A$ $I_{OL} = 4 mA$		
		3.0			0.36		0.44		I _{OL} = 4 mA		
I _{IN}	Input Leakage Current	3.6			±0.1		±1.0	μА	V _{IN} = 5.5V or GND		
I _{CC}	Quiescent Supply Current	3.6			4.0		40.0	μА	V _{IN} = V _{CC} or GND		

Noise Characteristics (Note 3)

Symbol	Parameter	V _{CC}	T _A = 25°C		Units	C _L (pF)	
Cy20.	1 414		Тур	Limit	•		
V _{OLP}	Quiet Output Maximum Dynamic V _{OL}	3.3	0.3	0.5	V	50	
V _{OLV}	Quiet Output Minimum Dynamic V _{OL}	3.3	-0.3	-0.5	V	50	
V_{IHD}	Minimum HIGH Level Dynamic Input Voltage	3.3		2.0	V	50	
V_{ILD}	Maximum LOW Level Dynamic Input Voltage	3.3		0.8	V	50	

Note 3: Input $t_r = t_f = 3ns$

AC Electrical Characteristics

Symbol	Parameter	V _{CC}		$T_A = +25^{\circ}C$			C to +85°C	Units	C _L (pF)
Cyllibol		(V)	Min	Тур	Max	Min	Max	Units	OL (P.)
t _{PLH}	Propagation	2.7		6.6	12.5	1.0	15.5		15
t _{PHL}	Delay Time	Ī		9.1	16.0	1.0	19.0	ns	50
	I_n to Z_n	3.3 ± 0.3		5.1	7.9	1.0	9.5	115	15
				7.6	11.4	1.0	13.0		50
t _{PLH}	Propagation	2.7		8.9	16.9	1.0	20.5	ns	15
t _{PHL}	Delay Time	Ī		11.4	20.4	1.0	24.0		50
	S to Z _n	3.3 ± 0.3		7.0	11.0	1.0	13.0	115	15
				9.5	14.5	1.0	16.5		50
t _{PLH} t _{PHL}	Propagation	2.7		9.1	17.6	1.0	20.5		15
	Delay Time			11.6	21.1	1.0	24.0		50
	E to Z _n	3.3 ± 0.3		7.2	11.5	1.0	13.5	ns	15
		1 [9.7	15.0	1.0	17.0		50
toshl	Output to Output	2.7			1.5		1.5	20	50
t _{OSLH}	Skew (Note 4)	3.3			1.5		1.5	ns	

Note 4: Parameter guaranteed by design.

 $t_{\mbox{\scriptsize OSLH}} = |t_{\mbox{\scriptsize PLHm}} - t_{\mbox{\scriptsize PLHn}}|. \label{eq:toslh}$


 $t_{\text{OSHL}} = |t_{\text{PHLm}} - t_{\text{PHLn}}|.$


Capacitance


Symbol	Parameter		T _A = +25°C	;	$T_A = -40^{\circ}$	Units	
			Тур	Max	Min		Max
C _{IN}	Input Capacitance		4	10		10	pF
C _{PD}	Power Dissipation Capacitance (Note 5)		20				pF

Note 5: C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation: $I_{CC(opr.)} = C_{PD} \times V_{CC} \times f_{IN} + I_{CC}$


Physical Dimensions inches (millimeters) unless otherwise noted








16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow Package Number M16A





16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Package Number MTC16

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com