D2684, DECEMBER 1982-REVISED SEPTEMBER 1987

- High-Current 3-State Inverting Outputs Can Drive Up to 15 LSTTL Loads
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-Mil DIPs
- Dependable Texas Instruments Quality and Reliability

description

These 8-bit flip-flops feature three-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly attractive for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The eight flip-flops of the 'HC534 are edgetriggered D-type flip-flops. On the positive transition of the clock, the Q outputs will be set to the complement of the logic states that were set up at the D inputs. The 'HC534 is functionally equivalent to the 'HC374 except for having inverted outputs.

An output-control (\overline{OC}) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state the outputs neither load nor drive the bus lines significantly. The high-impedance third state and increased drive provide the capability to drive the bus lines in a bus-organized system without need for interface or pull-up components.


The output control does not affect the internal operation of the flip-flops. Old data can be retained or new data can be entered while the outputs are off.

The SN54HC534 is characterized for operation over the full military temperature range of $-55\,^{\circ}\text{C}$ to 125 $^{\circ}\text{C}$. The SN74HC534 is characterized for operation from $-40\,^{\circ}\text{C}$ to 85 $^{\circ}\text{C}$.

SN54HC534 . . . J PACKAGE SN74HC534 . . . DW OR N PACKAGE (TOP VIEW)

,,,			•
ōc∐¹	U	20]vcc
1₫[[2	?	19	_38₫
10□3	3	18] 8D
2D 🗆 4	1	17	_ 7D
20 🔲 5	5	16] 7Q
3₫ 🛛 6	6	15] 6Q
3D 🔲	,	14]6D
4D 🛮 8	3	13] 5D
4₫ 🛮 9	9	12	_5 <u>0</u>
GND []1	0	11	CLK

SN54HC534 . . . FK PACKAGE (TOP VIEW)



FUNCTION TABLE (EACH FLIP-FLOP)

	INPUTS	INPUTS				
<u>oc</u>	CLK	D	ā			
L	t	Н	L			
L	†	L	н			
L	Ł	X	. <u>a</u> o			
н	×	X	z			

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas instruments standard warranty. Production processing does not necessarily include testing of all parameters.




Copyright © 1982, Texas Instruments Incorporated

2-461


POST OFFICE BOX 655012 . DALLAS, TEXAS 75265

logic symbol†



[†]This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



Pin numbers shown are for DW, J, and N packages.



absolute maximum ratings over operating free-air temperature range

Supply voltage, VCC	– C).5	V to 7 V
Input clamp current, lik (VI < 0 or VI > VCC)			± 20 mA
Output clamp current, IOK (VO < 0 or VO > VCC			±20 mA
Continuous output current, In (Vn = 0 to Vcc)			±35 mA
Continuous current through VCC or GND pins			± 70 mA
Lead temperature 1.6 mm (1/16 in) from case for 60 s: FK or J package			. 300°C
Lead temperature 1.6 mm (1/16 in) from case for 10 s: DW or N package			. 260°C
Storage temperature range	65°	C t	o 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

			SN54HC534			SN74HC534			UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	0411
Vcc	Supply voltage		2	5	6	2	5	6	
· CC		V _{CC} = 2 V	1.5			1.5			
VIH	High-level input voltage	V _{CC} = 4.5 V	3.15			3.15			V
. 11.1	AIH THIS TOTAL TOTAL	V _{CC} = 6 V	4.2			4.2			
		V _{CC} = 2 V	0		0.3	0		0.3	
VIL	Low-level input voltage	V _{CC} = 4.5 V	0		0.9	0		0.9	V
* IL	/IL Low-level input voltage	V _{CC} = 6 V	0		1.2	0		1.2	
Vı	Input voltage		0		Vcc	0		Vcc	V
v _o	Output voltage		0		Vcc	0		Vcc	V
· U		V _{CC} = 2 V	0		1000	0		1000	
tt	Input transition (rise and fall) times	V _{CC} = 4.5 V	. 0		500	0		500	ns
-1	ty imput transition trise and raily times	V _{CC} = 6 V	0		400	0		400	
TA	Operating free-air temperature		- 55		125	-40		85	°C



SN54HC534, SN74HC534 OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		T	A - 25	°C	SN54I	HC534	SN74	HC534	
TAIL THE TENT	TEST CONDITIONS	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
		2 V	1.9	1.998		1.9		1.9		
	$V_I = V_{IH}$ or V_{IL} , $I_{OH} = -20 \mu A$	4.5 V	4.4	4.499		4.4		4.4		
Voн		6 V	5.9	5.999		5.9		5.9		V
	$V_I = V_{IH}$ or V_{IL} , $I_{OH} = -6$ mA	4.5 V	3.98	4.30		3.7		3.84		
	$V_I = V_{IH}$ or V_{IL} , $I_{OH} = -7.8$ mA	6 V	5.48	5.80		5.2		5.34		
		2 V		0.002	0.1		0.1		0.1	
	$V_{i} = V_{iH}$ or V_{iL} , $i_{OL} = 20 \mu A$	4.5 V		0.001	0.1		0.1		0.1	
VOL		6 V		0.001	0.1		0.1		0.1	v
[$V_I = V_{IH}$ or V_{IL} , $I_{QL} = 6$ mA	4.5 V		0.17	0.26		0.4		0.33	
[$V_I = V_{IH}$ or V_{IL} , $I_{OL} = 7.8$ mA	6 V		0.15	0.26		0.4		0.33	
Ŋ	V ₁ = V _{CC} or 0	6 V		±0.1	± 100	-	± 1000	- 1	1000	nA
loz	$V_O = V_{CC} \text{ or } O$, $V_I = V_{IH} \text{ or } V_{IL}$	6 V		±0.01	±0.5		±10		±5	μА
lcc	$V_1 = V_{CC}$ or 0, $I_0 = 0$	6 V			8		160		80	μА
Ci	-	2 to 6 V		3	10		10		10	pF

timing requirements over recommended operating free-air temperature range (unless otherwise noted)

			\ \v	TA -	25 °C	SN54	HC534	SN74	HC534	
			Vcc	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
			2 V	0	6	0	4.2	0	5	
f _{clock} Clock frequency		4.5 V	0	31	0	21	0	25	MHz	
		6 V	0	36	0	25	0	29		
t _w Pulse duration		2 V	80		120		100			
	CLK high or low	CLK high or low	n CLK high or low	4.5 V	16		24		20	
			6 V	14		20		17		
			2 V	100		150		125		
t _{su}	Setup time, data	a before CLK†	4.5 V	20		30		25		ns
			6 V	17		26		21		
			2 V	5		5		5		
th	Hold time, data	after CLK†	4.5 V	5		5		5		ns
		6 V	5		5		5			



switching characteristics over recommended operating free-air temperature range (unless otherwise noted), CL = 50 pF (see Note 1)

	FROM	то		TA = 25°C			SN54	HC534	SN74	1C534	UNIT
PARAMETER	(INPUT)	(OUTPUT)	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	ONIT
			2 V	6	11		4.2		5		
fmax			4.5 V	31	36		21		25		MH
Tillax			6 V	36	40		25		29		
			2 V		88	180		270		225	
tod	t _{pd} CLK	Any Q	4.5 V		28	36	ŀ	54		45	ns
·pu		1	6 V	ļ	24	31		46		38	
			2 V		77	150		225		190	
t _{en}	ठट	Any Q	4.5 V		26	30		45	1	38	ns
·en			6 V		23	26	ļ	38		32	
		1	2 V	1	51	150		225		190	
t _{dis}	ÖČ	Any Q	4.5 V	[25	30		45	1	38	ns
-ais		1	6 V	1	23	26		38		32	
		<u> </u>	2 V		28	60	Ī	90		75	
t _t		Any Q	4.5 V		8	12	{	18	1	15	ns
٠. ا		1	6 V		6	10		15		13	1

Cod	Power dissipation per flip-flop	No load, TA = 25°C	100 pF typ

NOTE 1: Load circuit and voltage waveforms are shown in Section 1.

switching characteristics over recommended operating free-air temperature range (unless otherwise noted), CL = 150 pF (see Note 1)

	FROM	то	T	TA	- 25	°C	SN54	HC534	SN74	HC534	UNIT
PARAMETER	(INPUT)	(OUTPUT)	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
		1	2 V		105	230		345		290	
t _{pd}	CLK	Any 🖸	4.5 V	1	35	46		69	1	58	ns
·pa	tpa GER	1	6 V		31	39		58	ļ	49	
		† · · · · · ·	2 V	†	95	200		300		250	
t _{en}	oc	OC Any Q	4.5 V		32	40	i	60		50	ns
en			6 V		29	34		51		43	
			2 V		60	210	ţ	315		265	
tt		Any Q	4.5 V		17	42	1	63		53	ns
"			6 ∨		14	36	1	53	1	45	

NOTE 1: Load circuit and voltage waveforms are shown in Section 1.

