

54ACT16543, 74ACT16543 16-BIT REGISTERED TRANSCEIVERS WITH 3-STATE OUTPUTS

SCAS126B – MARCH 1990 – REVISED APRIL 1996

- **Members of the Texas Instruments Widebus™ Family**
- **Inputs Are TTL-Voltage Compatible**
- **3-State True Outputs**
- **Flow-Through Architecture Optimizes PCB Layout**
- **Distributed V_{CC} and GND Pin Configurations Minimize High-Speed Switching Noise**
- **EPIC™ (Enhanced-Performance Implanted CMOS) 1-μm Process**
- **500-mA Typical Latch-Up Immunity at 125°C**
- **Package Options Include Plastic Thin Shrink Small-Outline (DGG) and 300-mil Shrink Small-Outline (DL) Packages Using 25-mil Center-to-Center Pin Spacings, and 380-mil Fine-Pitch Ceramic Flat (WD) Packages Using 25-mil Center-to-Center Pin Spacings**

description


The 'ACT16543 are 16-bit registered transceivers that contain two sets of D-type latches for temporary storage of data flowing in either direction. The 'ACT16543 can be used as two 8-bit transceivers or one 16-bit transceiver. Separate latch enable ($\overline{\text{LEAB}}$ or $\overline{\text{LEBA}}$) and output-enable ($\overline{\text{OEAB}}$ or $\overline{\text{OEBA}}$) inputs are provided for each register to permit independent control in either direction of data flow.

The A-to-B enable ($\overline{\text{CEAB}}$) and $\overline{\text{OEAB}}$ inputs must be low to enter data from A or to output data to B. Having $\overline{\text{CEAB}}$ low and $\overline{\text{LEAB}}$ low makes the A-to-B latches transparent; a subsequent low-to-high transition at $\overline{\text{LEAB}}$ puts the A latches in the storage mode. Data flow from B to A is similar, but requires using the $\overline{\text{CEBA}}$, $\overline{\text{LEBA}}$, and $\overline{\text{OEBA}}$ inputs.

The 74ACT16543 is packaged in TI's shrink small-outline package, which provides twice the functionality of standard small-outline packages in the same printed-circuit-board area.

The 54ACT16543 is characterized for operation over the full military temperature range of –55°C to 125°C. The 74ACT16543 is characterized for operation from –40°C to 85°C.

54ACT16543 . . . WD PACKAGE
74ACT16543 . . . DGG OR DL PACKAGE
(TOP VIEW)



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

**TEXAS
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1996, Texas Instruments Incorporated

54ACT16543, 74ACT16543

16-BIT REGISTERED TRANSCEIVERS

WITH 3-STATE OUTPUTS

SCAS126B – MARCH 1990 – REVISED APRIL 1996

FUNCTION TABLE
(each octal register)

INPUTS			LATCH STATUS A TO B [†]	OUTPUT BUFFERS B1–B8
$\overline{\text{CEAB}}$	$\overline{\text{LEAB}}$	$\overline{\text{OEAB}}$		
H	X	X	Storing	Z
X	H	X	Storing	
X	X	H		Z
L	L	L	Transparent	Current A data
L	H	L	Storing	Previous A data [‡]


[†] A-to-B data flow is shown: B-to-A flow control is the same except that it uses $\overline{\text{CEBA}}$, $\overline{\text{LEBA}}$, and $\overline{\text{OEBA}}$.

[‡] Data present before low-to-high transition of $\overline{\text{LEAB}}$ occurring while $\overline{\text{CEAB}}$ is low

54ACT16543, 74ACT16543
16-BIT REGISTERED TRANSCEIVERS
WITH 3-STATE OUTPUTS

SCAS126B – MARCH 1990 – REVISED APRIL 1996

logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



54ACT16543, 74ACT16543

16-BIT REGISTERED TRANSCEIVERS

WITH 3-STATE OUTPUTS

SCAS126B – MARCH 1990 – REVISED APRIL 1996

logic diagram (positive logic)



54ACT16543, 74ACT16543
16-BIT REGISTERED TRANSCEIVERS
WITH 3-STATE OUTPUTS

SCAS126B – MARCH 1990 – REVISED APRIL 1996

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V_{CC}	–0.5 V to 7 V
Input voltage range, V_I (see Note 1)	–0.5 V to $V_{CC}+0.5$ V
Output voltage range, V_O (see Note 1)	–0.5 V to $V_{CC}+0.5$ V
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$)	±20 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±50 mA
Continuous current through V_{CC} or GND	±400 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 2): DGG package	1 W
DL package	1.4 W
Storage temperature range, T_{stg}	–65°C to 150°C

[†] Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.

recommended operating conditions (see Note 3)

		54ACT16543			74ACT16543			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
V_{CC}	Supply voltage (see Note 4)	4.5	5	5.5	4.5	5	5.5	V
V_{IH}	High-level input voltage	2			2			V
V_{IL}	Low-level input voltage			0.8			0.8	V
V_I	Input voltage	0		V_{CC}	0		V_{CC}	V
V_O	Output voltage	0		V_{CC}	0		V_{CC}	V
I_{OH}	High-level output current			–24			–24	mA
I_{OL}	Low-level output current			24			24	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	0		10	0		10	ns/V
T_A	Operating free-air temperature	–55		125	–40		85	°C

- NOTES: 3. Unused pins (inputs and I/O) must be held high or low to prevent them from floating.
4. All V_{CC} and GND pins must be connected to the proper voltage power supply.

54ACT16543, 74ACT16543
16-BIT REGISTERED TRANSCEIVERS
WITH 3-STATE OUTPUTS

SCAS126B – MARCH 1990 – REVISED APRIL 1996

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V _{CC}	T _A = 25°C			54ACT16543		74ACT16543		UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	
V _{OH}		I _{OH} = –50 µA	4.5 V	4.4			4.4		4.4		V
			5.5 V	5.4			5.4		5.4		
		I _{OH} = –24 mA	4.5 V	3.94			3.8		3.8		
			5.5 V	4.94			4.8		4.8		
		I _{OH} = –75 mA [†]	5.5 V				3.85		3.85		
V _{OL}		I _{OL} = 50 µA	4.5 V			0.1		0.1		0.1	V
			5.5 V			0.1		0.1		0.1	
		I _{OL} = 24 mA	4.5 V			0.36		0.44		0.44	
			5.5 V			0.36		0.44		0.44	
		I _{OL} = 75 mA [†]	5.5 V					1.65		1.65	
I _I	Control inputs	V _I = V _{CC} or GND	5.5 V			±0.1		±1		±1	µA
I _{OZ}	A or B ports [‡]	V _O = V _{CC} or GND	5.5 V			±0.5		±5		±5	µA
I _{CC}		V _I = V _{CC} or GND, I _O = 0	5.5 V			8		80		80	µA
ΔI _{CC} [§]		One input at 3.4 V, Other inputs at GND or V _{CC}	5.5 V			0.9		1		1	mA
C _i	Control inputs	V _I = V _{CC} or GND	5 V		4.5						pF
C _{io}	A or B ports	V _O = V _{CC} or GND	5 V		12						

[†] Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

[‡] For I/O ports, the parameter I_{OZ} includes the input leakage current.

[§] This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or V_{CC}.

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

		T _A = 25°C		54ACT16543		74ACT16543		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
t _w	Pulse duration, $\overline{\text{LEAB}}$ or $\overline{\text{LEBA}}$ low	7.5		7.5		7.5		ns
t _{su}	Setup time, data before $\overline{\text{LEAB}}$ or $\overline{\text{LEBA}}^{\uparrow}$	2.5		2.5		2.5		ns
t _h	Hold time, data after $\overline{\text{LEAB}}$ or $\overline{\text{LEBA}}^{\uparrow}$	4		4		4		ns

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



54ACT16543, 74ACT16543
16-BIT REGISTERED TRANSCEIVERS
WITH 3-STATE OUTPUTS

SCAS126B – MARCH 1990 – REVISED APRIL 1996

switching characteristics over recommended ranges of supply voltage and operating free-air temperature range (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	T _A = 25°C			54ACT16543		74ACT16543		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t _{PLH}	A or B	B or A	3.5	6.9	9.5	3.5	10.5	3.5	10.5	ns
t _{PHL}			3.1	7.3	10.7	3.1	11.6	3.1	11.6	
t _{PLH}	$\overline{\text{LEBA}}$ or $\overline{\text{LEAB}}$	A or B	3.9	8.6	12.3	3.9	13.8	3.9	13.8	ns
t _{PHL}			3.9	8.7	12.2	3.9	13.5	3.9	13.5	
t _{PZH}	$\overline{\text{OEBA}}$ or $\overline{\text{OEAB}}$	A or B	2.6	7.1	10.3	2.6	11.4	2.6	11.4	ns
t _{PZL}			3.5	8.3	11.9	3.5	13.2	3.5	13.2	
t _{PHZ}	OEBA or OEAB	A or B	4.1	8.2	10.5	4.1	11.1	4.1	11.1	ns
t _{PLZ}			5	7.3	9.3	5	9.6	5	9.6	
t _{PZH}	$\overline{\text{CEBA}}$ or $\overline{\text{CEAB}}$	A or B	3.1	7.3	10.7	3.1	11.7	3.1	11.7	ns
t _{PZL}			3.9	8.5	12.2	3.9	13.5	3.9	13.5	
t _{PHZ}	$\overline{\text{CEBA}}$ or $\overline{\text{CEAB}}$	A or B	4.6	8.5	11	4.6	11.6	4.6	11.6	ns
t _{PLZ}			5.2	7.4	9.7	5.2	10.5	5.2	10.5	

operating characteristics, V_{CC} = 5 V, T_A = 25°C

PARAMETER		TEST CONDITIONS		TYP	UNIT
C _{pd}	Power dissipation capacitance per transceiver	Outputs enabled	C _L = 50 pF, f = 1 MHz	45	pF
		Outputs disabled		12	

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

54ACT16543, 74ACT16543 16-BIT REGISTERED TRANSCEIVERS WITH 3-STATE OUTPUTS

SCAS126B – MARCH 1990 – REVISED APRIL 1996

PARAMETER MEASUREMENT INFORMATION



- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: $PRR \leq 1 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r = 3 \text{ ns}$, $t_f = 3 \text{ ns}$.
 D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
74ACT16543DGGR	Active	Production	TSSOP (DGG) 56	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ACT16543
74ACT16543DGGR.A	Active	Production	TSSOP (DGG) 56	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ACT16543
74ACT16543DL	Obsolete	Production	SSOP (DL) 56	-	-	Call TI	Call TI	-40 to 85	ACT16543
74ACT16543DLR	Active	Production	SSOP (DL) 56	1000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ACT16543
74ACT16543DLR.A	Active	Production	SSOP (DL) 56	1000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ACT16543

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "-" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
74ACT16543DGGR	TSSOP	DGG	56	2000	330.0	24.4	8.9	14.7	1.4	12.0	24.0	Q1
74ACT16543DLR	SSOP	DL	56	1000	330.0	32.4	11.35	18.67	3.1	16.0	32.0	Q1

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
74ACT16543DGGR	TSSOP	DGG	56	2000	356.0	356.0	45.0
74ACT16543DLR	SSOP	DL	56	1000	356.0	356.0	53.0

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2025, Texas Instruments Incorporated