

April 2002 Revised January 2003

NC7SBU3157 • FSAU3157 TinyLogic® Low Voltage UHS SPDT Analog Switch with –2V Undershoot Protection

General Description

The NC7SBU3157 or FSAU3157 is a high performance, single-pole/double-throw (SPDT) Analog Switch or 2:1 Multiplexer/Demultiplexer Bus Switch from Fairchild's Ultra High Speed Series of TinyLogic®. The device is fabricated with advanced sub-micron CMOS technology to achieve high speed enable and disable times and low On Resistance. The break before make select circuitry prevents disruption of signals on the B Port due to both switches temporarily being enabled during select pin switching. The device is specified to operate over the 1.65 to 5.5V $\rm V_{CC}$ operating range. The control input tolerates voltages up to 5.5V independent of the $\rm V_{CC}$ operating range.

Fairchild's integrated Undershoot Hardened Circuit (UHC $^{\text{TM}}$) senses undershoot at the I/Os, and responds by preventing voltage differentials from developing and turning the switch on.

Features


- Useful in both analog and digital applications
- Space saving SC70 6-lead surface mount package
- Low On Resistance: $< 10\Omega$ on typ @ 3.3V V_{CC}
- \blacksquare Broad V_{CC} operating range: 1.65V to 5.5V
- Rail-to-Rail signal handling
- Power down high impedance control input
- Overvoltage tolerance of control input to 7.0V
- Break before make enable circuitry
- 250 MHz 3dB bandwidth

Ordering Code:


Order Number	Package Number	Product Code Top Mark	Package Description	Supplied As
NC7SBU3157P6X	MAA06A	U7A	6-Lead SC70, EIAJ SC88, 1.25mm Wide	3k Units on Tape and Reel
FSAU3157P6X	MAA06A	U7A	6-Lead SC70, EIAJ SC88, 1.25mm Wide	3k Units on Tape and Reel

TinyLogic® is a registered trademark and UHC™ is a trademark of Fairchild Semiconductor Corporation.


Logic Symbol




Analog Symbol



Connection Diagrams



Pin One Orientation Diagram



AAA = Product Code Top Mark - see ordering code.

Note: Orientation of Top Mark determines Pin One location. Read the top product code mark left to right, Pin One is the lower left pin (see diagram).

Function Table

Input (S) Function						
L	B ₀ Connected to A					
Н	B ₁ Connected to A					

H = HIGH Logic Level

L = LOW Logic Level

Pin Descriptions

Pin Names	Description
A, B ₀ , B ₁	Data Ports
S	Control Input

Absolute Maximum Ratings(Note 1)

 $\begin{array}{lll} \mbox{Supply Voltage (V}_{\mbox{CC}}) & -0.5\mbox{V to } +7.0\mbox{V} \\ \mbox{DC Switch Voltage (V}_{\mbox{S}}) \mbox{ (Note 2)} & -0.5\mbox{V to } \mbox{V}_{\mbox{CC}} +0.5\mbox{V} \\ \mbox{DC Input Voltage (V}_{\mbox{IN}}) \mbox{ (Note 2)} & -0.5\mbox{V to } +7.0\mbox{V} \\ \mbox{} \end{array}$

DC Input Diode Current (I_{IK})

Junction Temperature under Bias (T_J) Junction Lead Temperature (T_L)

(Soldering, 10 seconds) 260°C Power Dissipation (P_D) @ +85°C 180 mW

Recommended Operating Conditions (Note 3)

Input Rise and Fall Time (t_r, t_f)

 $\label{eq:control} \begin{array}{lll} \text{Control Input V}_{\text{CC}} = 2.3 \text{V} - 3.6 \text{V} & 0 \text{ ns/V to } 10 \text{ ns/V} \\ \text{Control Input V}_{\text{CC}} = 4.5 \text{V} - 5.5 \text{V} & 0 \text{ ns/V to } 5 \text{ ns/V} \\ \text{Thermal Resistance } (\theta_{\text{JA}}) & 350^{\circ}\text{C/W} \end{array}$

Note 1: Absolute maximum ratings are DC values beyond which the device may be damaged or have its useful life impaired. The datasheet specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation outside datasheet specifications.

Note 2: The input and output negative voltage ratings may be exceeded if the input and output diode current ratings are observed.

Note 3: Control input must be held HIGH or LOW, it must not float.

DC Electrical Characteristics

Symbol	Parameter	V _{CC}	1	T _A = +25°(2	$T_A = -40^{\circ}$	C to +85°C	Units	Conditions
Syllibol	Farameter	(V)	Min	Тур	Max	Min	Max	Ullits	Conditions
V _{IH}	HIGH Level	1.65 – 1.95	0.75 V _{CC}			0.75 V _{CC}		V	
	Input Voltage	2.3 – 5.5	0.7 V _{CC}			0.7 V _{CC}		, v	
V _{IL}	LOW Level	1.65 – 1.95			0.25 V _{CC}		0.25 V _{CC}	V	
	Input Voltage	2.3 – 5.5			$0.3~V_{\rm CC}$		$0.3~V_{\rm CC}$	· ·	
I _{IN}	Input Leakage Current	0 – 5.5		±0.05	±0.1		±1	μΑ	$0 \le V_{IN} \le 5.5V$
I _{OZ}	OFF State Leakage Current	1.65 – 5.5		±0.05	±0.1		±1		$0 \le A, B \le V_{CC}$
R _{ON}	Switch On Resistance			3	15		15	Ω	$V_{IN} = 0V$, $I_{O} = 30 \text{ mA}$
	(Note 4)	4.5		5	15		15	Ω	$V_{IN} = 2.4V$, $I_{O} = -30 \text{ mA}$
				7	15		15	Ω	$V_{IN} = 4.5V, I_{O} = -30 \text{ mA}$
		3.0		4	20		20	Ω	$V_{IN} = 0V$, $I_O = 24 \text{ mA}$
		3.0		10	20		20	Ω	$V_{IN} = 3V$, $I_{O} = -24 \text{ mA}$
		2.3		5	30		30	Ω	$V_{IN} = 0V$, $I_O = 8 \text{ mA}$
		2.5		13	30		30	Ω	$V_{IN} = 2.3V, I_O = -8 \text{ mA}$
		1.65		6.5	50		50	Ω	$V_{IN} = 0V$, $I_O = 4$ mA
		1.00		17	50		50	Ω	$V_{IN} = 1.65V, I_O = -4 \text{ mA}$
I _{CC}	Quiescent Supply Current	5.5			1		10	μА	$V_{IN} = V_{CC}$ or GND
	All Channels ON or OFF	3.5					10	μΑ	$I_{OUT} = 0$
	Analog Signal Range	V _{CC}	0		V _{CC}	0	V_{CC}	V	
R _{RANGE}	On Resistance	4.5					25		$I_A = -30 \text{ mA}, \ 0 \le V_{Bn} \le V_{CC}$
	Over Signal Range	3.0					50	Ω	$I_A = -24 \text{ mA}, \ 0 \le V_{Bn} \le V_{CC}$
	(Note 4)(Note 8)	2.3					100		$I_A = -8 \text{ mA}, \ 0 \le V_{Bn} \le V_{CC}$
		1.65					300		$I_A = -4 \text{ mA}, \ 0 \le V_{Bn} \le V_{CC}$
ΔR_{ON}	On Resistance Match	4.5		0.15					$I_A = -30 \text{ mA}, V_{Bn} = 3.15$
	Between Channels	3.0		0.2				Ω	$I_A = -24 \text{ mA}, V_{Bn} 2.1$
	(Note 4)(Note 5)(Note 6)	2.3		0.5				32	$I_A = -8 \text{ mA}, V_{Bn} = 1.6$
		1.65		0.5					$I_A = -4 \text{ mA}, V_{Bn} = 1.15$
V _{IKU}	Voltage Undershoot	5.5			-		-2.0	V	$0.0 \text{ mA} \ge I_{IN} \ge -50 \text{ mA}, \overline{OE} 5.5V$

150°C

DC Electrical Characteristics (Continued)

Symbol	Parameter	v _{cc}	$T_A = +25^{\circ}C$			$T_A = -40^{\circ}C$	to +85°C	Units	Conditions	
Cymbol	i didilictei	(V)	Min	Тур	Max			Units	Conditions	
R _{flat}	On Resistance Flatness	5.0		6					$I_A = -30 \text{ mA}, \ 0 \le V_{Bn} \le V_{CC}$	
	(Note 4)(Note 5)(Note 7)	3.3		12				Ω	$I_A = -24 \text{ mA}, \ 0 \le V_{Bn} \le V_{CC}$	
		2.5		28				32	$I_A = -8 \text{ mA}, \ 0 \le V_{Bn} \le V_{CC}$	
		1.8		125					$I_A = -4 \text{ mA}, \ 0 \le V_{Bn} \le V_{CC}$	

Note 4: Measured by the voltage drop between A and B pins at the indicated current through the switch. On Resistance is determined by the lower of the voltages on the two (A or B Ports).

Note 5: Parameter is characterized but not tested in production.

Note 6: $\Delta R_{ON} = R_{ON} \; \text{max} - R_{ON} \; \text{min} \; \text{measured at identical} \; V_{CC}, \; \text{temperature and voltage levels.}$

Note 7: Flatness is defined as the difference between the maximum and minimum value of On Resistance over the specified range of conditions.

Note 8: Guaranteed by Design.

AC Electrical Characteristics

Symbol	Parameter	V _{CC}		T _A = +25°0	2	T _A = -40°	C to +85°C	Units	Conditions	Figure
Symbol	Parameter	(V)	Min	Тур	Max	Min	Max	Units	Conditions	Number
t _{PHL}	Propagation Delay	1.65 – 1.95								
t _{PLH}	Bus to Bus	2.3 – 2.7			1.2		1.2	ns	V _I = OPEN	Figures
	(Note 10)	3.0 – 3.6			0.8		0.8	115	VI = OPEN	2, 3
		4.5 – 5.5			0.3		0.3			
t _{PZL}	Output Enable Time	1.65 – 1.95	7		23	7	24			
t_{PZH}	Turn on Time	2.3 – 2.7	3.5		13	3.5	14	ns	$V_I = 2 \times V_{CC}$ for t_{PZL} $V_I = 0V$ for t_{PZH}	Figures
	(A to B _n)	3.0 – 3.6	2.5		6.9	2.5	7.6	115	$V_I = 0V$ for t_{PZH}	2, 3
		4.5 – 5.5	1.7		5.2	1.7	5.7			
t _{PLZ}	Output Disable Time	1.65 – 1.95	3		12.5	3	13			
t_{PHZ}	Turn Off Time	2.3 – 2.7	2		7	2	7.5	ns	$V_I = 2 \times V_{CC}$ for t_{PLZ}	Figures 2, 3
	(A Port to B Port)	3.0 – 3.6	1.5		5	1.5	5.3	115	$V_I = 0V$ for t_{PHZ}	
		4.5 – 5.5	0.8		3.5	0.8	3.8			
t _{B-M}	Break Before Make Time	1.65 – 1.95	0.5			0.5				Figure 4
	(Note 9)	2.3 – 2.7	0.5			0.5		ns		
		3.0 – 3.6	0.5			0.5		113		i iguic 4
		4.5 – 5.5	0.5			0.5				
Q	Charge Injection (Note 9)	5.0		7				рС	$C_L = 0.1 \text{ nF}, V_{GEN} = 0V$	Figure 5
		3.3		3				рО	$R_{GEN} = 0\Omega$	i iguie 3
OIRR	Off Isolation (Note 11)	1.65 – 5.5		-57				dB	$R_L = 50\Omega$	Figure 6
								3	f = 10MHz	i iguio o
Xtalk	Crosstalk	1.65 – 5.5		-54				dB	$R_L = 50\Omega$	Figure 7
								uБ	f = 10MHz	i iguie i
BW	-3dB Bandwidth	1.65 – 5.5		250				MHz	$R_L = 50\Omega$	Figure 10
THD	Total Harmonic Distortion								$R_L = 600 \Omega$	
	(Note 9)	5		0.011				%	0.5 V _{P-P}	
									f = 20 Hz to 20 KHz	

Note 9: Guaranteed by Design.

Note 10: This parameter is guaranteed by design but not tested. The bus switch contributes no propagation delay other than the RC delay of the On Resistance of the switch and the 50 pF load capacitance, when driven by an ideal voltage source (zero output impedance).

Note 11: Off Isolation = $20 \log_{10} [V_A / V_{Bn}]$

Capacitance (Note 12)

Symbol	Parameter	Тур	Max	Units	Conditions	Figure Number
C _{IN}	Control Pin Input Capacitance	2.3		pF	$V_{CC} = 0V$	
C _{IO-B}	B Port Off Capacitance	6.5		pF	V _{CC} = 5.0V	Figure 8
C _{IOA-ON}	A Port Capacitance When Switch Is Enabled	18.5		pF	V _{CC} = 5.0V	Figure 9

Note 12: $T_A = +25^{\circ}C$, f = 1 MHz, Capacitance is characterized but not tested in production.

Undershoot Characteristic (Note 13)

Symbol	Parameter	Min	Тур	Max	Units	Conditions
V _{OUTU}	Output Voltage During Undershoot	2.5	V _{OH} - 0.3		V	Figure 1

Note 13: This test is intended to characterize the device's protective capabilities by maintaining output signal integrity during an input transient voltage undershoot event.





FIGURE 1.


Device Test Conditions

Parameter	Value	Units
V _{IN}	see Waveform	V
$R_1 = R_2$	100K	Ω
V _{TRI}	7.0	V
V _{CC}	5.5	V

Transient Input Voltage (V_{IN}) Waveform



AC Loading and Waveforms



Note: Input driven by 50Ω source terminated in 50Ω

Note: \mathbf{C}_{L} includes load and stray capacitance

Note: Input PRR = 1.0 MHz; $t_W = 500 \text{ ns}$

FIGURE 2. AC Test Circuit




FIGURE 3. AC Waveforms






FIGURE 4. Break Before Make Interval Timing


AC Loading and Waveforms (Continued) Logic Input R_{GEN} ON OFF AVOUT V_{OUT} $Q = (\Delta V_{\hbox{OUT}})(C_L)$ FIGURE 5. Charge Injection Test Signal Generato 0dBm Logic Input 0V or V_{IH} S GND Analyzer ₹50Ω FIGURE 6. Off Isolation FIGURE 7. Crosstalk Logic Input 0V or V_{CC} Logic Input 0V or V_{CC} f = 1MHZ Capacitance Meter FIGURE 8. Channel Off Capacitance FIGURE 9. Channel On Capacitance Signal Generator 0dBm **₹**50Ω FIGURE 10. Bandwidth

Tape and Reel Specification TAPE FORMAT Package Tape Number Cavity Cover Tape Designator Section Cavities Status Status Leader (Start End) 125 (typ) Empty Sealed P6X 3000 Filled Carrier Sealed Empty Sealed Trailer (Hub End) 75 (typ)

TAPE DIMENSIONS inches (millimeters)








BEND RADIUS NOT TO SCALE

Package	Tape Size	DIM A	DIM B	DIM F	DIM K _o	DIM P1	DIM W
SC70-6	8 mm	0.093	0.096	0.138 ± 0.004	0.053 ± 0.004	0.157	0.315 ± 0.004
3070-6	O IIIIII	(2.35)	(2.45)	(3.5 ± 0.10)	(1.35 ± 0.10)	(4)	(8 ± 0.1)


Tape and Reel Specification (Continued)

REEL DIMENSIONS inches (millimeters)



Tape Size	Α	В	С	D	N	W1	W2	W3
0	7.0	0.059	0.512	0.795	2.165	0.331 + 0.059/-0.000	0.567	W1 + 0.078/-0.039
8 mm	(177.8)	(1.50)	(13.00)	(20.20)	(55.00)	(8.40 + 1.50/-0.00)	(14.40)	(W1 + 2.00/-1.00)

Physical Dimensions inches (millimeters) unless otherwise noted



NOTES:

- A. CONFORMS TO EIAJ REGISTERED OUTLINE DRAWING SC88.
- B. DIMENSIONS DO NOT INCLUDE BURRS OR MOLD FLASH.
- C. DIMENSIONS ARE IN MILLIMETERS.

MAA06ARevC

6-Lead SC70, EIAJ SC88, 1.25mm Wide Package Number MAA06A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com