

Features

Wide supply

Voltage range: 2.0V to 36V

Single or dual supplies: ±1.0V to ±18V

 Very low supply current drain (0.4mA) – independent of supply voltage

Low input biasing current: 150nA
 Low input offset current: ±70nA
 Low input offset voltage: ±4mV

Input common-mode voltage range includes ground

 Differential input voltage range equal to the power supply voltage

Low output saturation voltage: 250mV at 4mA

 Output voltage compatible with TTL, DTL, ECL, MOS and CMOS logic systems

 SOT25 and SOT25R: Available in "Green" Molding Compound (No Br, Sb)

• Lead Free Finish/ RoHS Compliant (Note 1)

General Description


The AP331A is a precision voltage comparators with an offset voltage specification as low as 8.0 mV max for comparator which were designed specifically to operate from a single power supply over a wide range of voltages. Operation from split power supplies is also possible and the low power supply current drain is independent of the magnitude of the power supply voltage. The comparator also have a unique characteristic in that the input common-mode voltage range includes ground, even though operated from a single power supply voltage.

Application areas include limit comparators, simple analog to digital converters; pulse, square wave and time delay generators; wide range VCO; MOS clock timers; multivibrators and high voltage digital logic gates. The AP331A is designed to directly interface with TTL and CMOS. When operated from both plus and minus power supplies, the AP331A will directly interface with MOS logic where their low power drain is a distinct advantage over standard comparators.

Applications

- High precision comparators
- Reduced Vos drift over temperature
- Eliminates need for dual supplies
- Allows sensing near ground
- Compatible with all forms of logic
- Power drain suitable for battery operation

Ordering Information




	Device	Package	Packaging	7" Tape and Reel	
	Device	Code	(Note 2)	Quantity	Part Number Suffix
Pb,	AP331AWG-7	W	SOT25	3000/Tape & Reel	-7
Pb ,	AP331AWRG-7	WR	SOT25R	3000/Tape & Reel	-7

s: 1. EU Directive 2002/95/EC (RoHS). All applicable RoHS exemptions applied. Please visit our website at

http://www.diodes.com/products/lead_free.html.
 Pad layout as shown on Diodes Inc. suggested pad layout document AP02001, which can be found on our website at http://www.diodes.com/datasheets/ap02001.pdf.




Pin Assignments



Pin Descriptions

Pin Name	Pin No.		Description	
FIII Name	SOT25	SOT25R	Description	
IN-	1	3	Input-	
GND	2	2	Ground	
IN+	3	1	Input+	
Output	4	4	Output	
Vcc	5	5	Power Supply	

Block Diagram





Absolute Maximum Ratings

Symbol	Parameter		Rating	Unit
V_{CC}	Supply Voltage		40	V
V_{IN}	Differential Input Voltage (Note 10)		40	V
V_{IN}	Input Voltage		-0.3 to +40	V
I_{CC}	Input Current (V _{IN} -0.3V) (Note 5)		50	mA
P _D	Power Dissipation (Note 3)	SOT25 SOT25R	740	mW
	Output Short-Circuit to Ground (Note 4)		Continuous	
T _J	Operating Junction Temperature Range		+150	°C
T _{ST}	Storage Temperature Range	-65 to +150	°C	

Recommended Operating Conditions

Symbol	Parameter	Min	Max	Unit
V_{CC}	Supply Voltage (Single)	+2	+36	V
V _{cc}	Supply Voltage (Dual Supplies, V+VS GND)	±1	±18	V
V_{IN}	Differential Input Voltage (Single) (Note 10)	0	±36	V
V _{IN}	Differential Input Voltage (Dual Supplies) (Note 10)	-18	+18	V
T _A	Operating Ambient Temperature	0	70	°C

Electrical Characteristics

 $(V_{CC} = 5V, T_A = 25^{\circ}C, unless otherwise stated)$

Symbol	Parameter	Conditions	Min	Тур.	Max	Unit
V_{OFFSET}	Input Offset Voltage	(Note 11)	-	4.0	8.0	mV
I _{BIAS}	Input Bias Current	$I_{IN}(+)$ or $I_{IN}(-)$ with Output In Linear Range, $V_{CM} = 0V$ (Note 7)	-	150	400	nA
I _{OFFSET}	Input Offset Current	$I_{IN}(+) - I_{IN}(-) V_{CM} = 0V$	-	70	150	nA
	Input Common Mode Voltage Range	V ⁺ = 30V (Note 8)	0	-	V ⁺ -1.5	٧
1	Supply Current	$R_L = \infty$ $V^+ = 5V$	-	0.4	1	m Λ
I _{cc}	Supply Current	$V^{+} = 36V$	-	1	2.5	mA
	Voltage Gain	$R_L \ge 15k\Omega, V^+ = 15V$ $V_0 = 1V \text{ to } 11V$	50	200	-	V/mV
	Large Signal Response Time	V_{IN} = TTL Logic Swing, V_{REF} = 1.4V, V_{RL} = 5V, R_L = 5.1k Ω	-	300	-	ns
	Response Time	$V_{RL} = 5V, R_L = 5.1k\Omega$ (Note 9)	-	1.3	-	μs
I _{O(Sink)}	Output Sink Current	$V_{IN}(-) = 1V, V_{IN}(+) = 0,$ $V_{\odot} \leq 1.5V$	6.0	16	-	mA
V _{SAT}	Saturation Voltage	$V_{IN}(-) = 1V$, $V_{IN}(+) = 0$, $I_{SINK} \le 4mA$	-	250	400	mV
I _{O(Leak)}	Output Leakage Current	$V_{IN}(-) = 0$, $V_{IN}(+) = 1V$, $V_0 = 5V$	-	0.1	-	nA



Electrical Characteristics

 $(V_{CC} = 5V) (Note 6)$

Symbol	Parameter	Conditions	Min	Тур.	Max	Unit
V_{OFFSET}	Input Offset Voltage	(Note 11)	-	-	9	mV
I _{OFFSET}	Input Offset Current	$I_{IN}(+) - I_{IN}(-), V_{CM} = 0V$	-	-	200	nA
I _{BIAS}	Input Bias Current	$I_{IN}(+)$ or $I_{IN}(-)$ with Output In Linear Range, $V_{CM} = 0V$ (Note 7)	-	-	500	nA
	Input Common Mode Voltage Range	V ⁺ =30V (Note 8)	0	-	V ⁺ -2.0	V
V _{SAT}	Saturation Voltage	$V_{IN}(-) = 1V, V_{IN}(+) = 0, I_{SINK} \le 4mA$	-	-	700	mV
I _{O(Leak)}	Output Leakage Current	$V_{IN}(-) = 0$, $V_{IN}(+) = 1V$, $V_0 = 30V$	-	-	1.0	μΑ
	Differential Input Voltage	Keep All V_{IN} 's $\geq 0V$ (or V^{-} , if Used), (Note 10)	-	-	36	V
θ_{JA}	Thermal Resistance	SOT25 (Note 12)		173		°C/W
UJA	Junction-to-Ambient	SOT25R (Note 12)		173		C/ VV
θ_{JC}	Thermal Resistance Junction-to-Case	SOT25 (Note 12) SOT25R (Note 12)		37		°C/W

Notes:

- 3. The maximum power dissipation is a function of T_{J(MAX)} , θ_{JA} . The maximum allowable power dissipation at any ambient temperature is $P_D = (T_{J(MAX)} - T_A)/\theta_{JA}$. All numbers apply for packages soldered directly onto a PC board.
- 4. Short circuits from the output to V⁺ can cause excessive heating and eventual destruction. When considering short circuits to ground, the maximum output current is approximately 20mA independent of the magnitude of V+.
- 5. This input current will only exist when the voltage at any of the input leads is driven negative. It is due to the collector-base junction of the input PNP transistors becoming forward biased and thereby acting as input diode clamps. In addition to this diode action, there is also lateral NPN parasitic transistor action on the IC chip. This transistor action can cause the output voltages of the comparators to go to the V^* voltage level (or to ground for a large overdrive) for the time duration that an input is driven negative. This is not destructive and normal output states will re-establish when the input voltage, which is negative, again returns to a value greater than -0.3V.
- 6. The AP331A temperature specifications are limited to $0^{\circ}\text{C} \leq \text{Top} \leq +70^{\circ}\text{C}$.
- 7. The direction of the input current is out of the IC due to the PNP input stage. This current is essentially constant, independent
- of the state of the output so no loading change exists on the reference or input lines.

 8. The input common-mode voltage or either input signal voltage should not be allowed to go negative by more than 0.3V. The upper end of the common-mode voltage range is V*-1.5V at 25°C, but either or both inputs can go to 36V without damage, independent of the magnitude of V⁺
- 9. The response time specified is for a 100mV input step with 5mV overdrive. For larger overdrive signals 300ns can be obtained, see typical performance characteristics section.
- 10. Positive excursions of input voltage may exceed the power supply level. As long as the other voltage remains within the common-mode range, the comparator will provide a proper output state. The low input voltage state must not be less than -0.3V (or 0.3V below the magnitude of the negative power supply, if used).
- 11. At output switch point, $V_0 \simeq 1.4V$, $R_S = 0\Omega$ with V^* from 5V to 30V; and over the full input common-mode range (0V to V^* -1.5V),
- 12. Test condition for SOT25 and sot25R: Device mounted on FR-4 substrate PC board, 2oz copper, with minimum recommended pad layout.



Application Information


The AP331A is high gain, wide bandwidth devices, like most comparators, can easily oscillate if the output lead is inadvertently allowed to capacitively couple to the inputs via stray capacitance. This shows up only during the output voltage transition intervals as the comparator change states. Power supply bypassing is not required to solve this problem. Standard PC board layout is helpful as it reduces stray input-output coupling. Reducing the input resistors to < $10k\Omega$ reduces the feedback signal levels and finally, adding even a small amount (1.0 to 10 mV) of positive feedback (hysteresis) causes such a rapid transition that oscillations due to stray feedback are not possible. Simply socketing the IC and attaching resistors to the pins will cause input-output oscillations during the small transition intervals unless hysteresis is used. If the input signal is a pulse waveform, with relatively fast rise and fall times, hysteresis is not required. All input pins of any unused comparators should be tied to the negative supply.

The bias network of the AP331A establishes a drain current independent of the magnitude of the power supply voltage over the range of from 2.0 V_{DC} to 30 V_{DC} . It is usually unnecessary to use a bypass capacitor across the power supply line.


The differential input voltage may be larger than V+ without damaging the device (Note 10). Protection should be provided to prevent the input voltages from going negative more than -0.3 V_{DC} (at 25°C). An input clamp diode can be used as shown in the applications section.

The output of the AP331A is the uncommitted collector of a grounded-emitter NPN output transistor. Many collectors can be tied together to provide an output OR'ing function. An output pull-up resistor can be connected to any available power supply voltage within the permitted supply voltage range and there is no restriction on this voltage due to the magnitude of the voltage applied to the V^+ terminal of the AP331A package. The output can also be used as a simple SPST switch to ground (when a pull-up resistor is not used). The amount of current the output device can sink is limited by the drive available (which is independent of V^+) and the β of this device. When the maximum current limit is reached (approximately 16mA), the output transistor will come out of saturation and the output voltage will rise very rapidly. The output saturation voltage is limited by the approximately $\delta \Omega \Gamma_{SAT}$ of the output transistor. The low offset voltage of the output transistor (1.0 mV) allows the output to clamp essentially to ground level for small load currents.


Typical Circuit $(v_{cc} = 5.0V_{DC})$




Basic Comparator



Driving TTL




Driving CMOS




Squarewave Oscillator




Typical Circuit (Continued) (Vcc = 5.0Vpc)






Pulse Generator

Crystal Controlled Oscillator






Basic Comparator


Non-Inverting Comparator with Hysteresis




Typical Circuit (Continued) (Vcc = 5.0Vpc)




Inverting Comparator with Hysteresis



AND Gate




Large Fan-in AND Gate




* OR LOGIC GATE WITHOUT PULL-UP RESISTOR

Output Strobing



Or Gate




Limit Comparator





Typical Circuit (Continued)

 $(V_{CC} = 5.0V_{DC})$




Comparing Input Voltages of Opposite Polarity






Zero Crossing Detector (Single Power Supply)




One-Shot Multivibrator




Bi-Stable Multivibrator

Typical Circuit (Continued)





One-Shot Multivibrator with Input Lock Out




Time Delay Generator




Split-Supply Applications


 $(V^+ = +15V_{DC} \text{ and } V^- = -15 V_{DC})$



MOS Clock Driver




Zero Crossing Detector




Comparator With a Negative Reference




Typical Characteristics




Response Time for Various Input Overdrives—Negative Transition




Output Saturation Voltage



Input Current



Response Time for Various Input Overdrives—Positive Transition






Marking Information

(1) SOT25 and SOT25R





XX: Identification code

Y: Year 0~9

W: Week: A~Z: 1~26 week;

a~z: 27~52 week; z represents


52 and 53 week

X : A~Z : Green

Part Number	Package	Identification Code
AP331A	SOT25	R9
AP331A	SOT25R	R3

Package Information (All Dimensions in mm)

(1) Package Type: SOT25 and SOT25R







IMPORTANT NOTICE

Diodes Incorporated and its subsidiaries reserve the right to make modifications, enhancements, improvements, corrections or other changes without further notice to any product herein. Diodes Incorporated does not assume any liability arising out of the application or use of any product described herein; neither does it convey any license under its patent rights, nor the rights of others. The user of products in such applications shall assume all risks of such use and will agree to hold Diodes Incorporated and all the companies whose products are represented on our website, harmless against all damages.

LIFE SUPPORT

Diodes Incorporated products are not authorized for use as critical components in life support devices or systems without the expressed written approval of the President of Diodes Incorporated.